中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

导航

电子与封装 ›› 2020, Vol. 20 ›› Issue (1): 010205 . doi: 10.16257/j.cnki.1681-1070.2020.0111

• 电路设计 • 上一篇    下一篇

一种32位MCU的FPGA验证平台

刘云晶,刘梦影   

  1. 中科芯集成电路有限公司,江苏 无锡 214072
  • 收稿日期:2019-06-20 出版日期:2020-01-15 发布日期:2020-01-15
  • 作者简介:刘云晶(1989—),男,江苏无锡人,2014年毕业于东南大学,硕士,工程师,现从事MCU数字电路设计工作。

FPGA Verification Platform for 32-bit MCU

LIU Yunjing, LIU Mengying   

  1. China Key System & Integrated Circuit Co., Ltd., Wuxi 214072, China
  • Received:2019-06-20 Online:2020-01-15 Published:2020-01-15

摘要: 随着应用的复杂化和多样化,微控制器(MCU)设计规模急剧增大,性能要求越来越高。为缩短芯片验证时间,提高验证效率,采用FPGA原型验证平台是一个有效的方法。通过建立基于FPGA的高性能原型验证系统,可及时发现芯片设计中的错误和不足,进而缩短MCU芯片研发周期。以一款通用MCU为研究对象,通过修改时钟系统,替换存储器和综合布局布线设计FPGA验证平台,并利用该平台进行软硬件协同验证,为该芯片的验证工作提供了高效有力的支撑。

关键词: 微控制器, FPGA, 原型验证, 软硬件协同验证

Abstract: With various application and increasing micro-controller unit(MCU) design scale, the requirements of MCU performance is getting higher and more complex. It is an effective method to adopt FPGA prototype verification for faster verification rate. By building a high-performance FPGA prototype verification system, design mistakes and disadvantages may be found in time. As consequence, the developing time can be saved as well. Taking a general MCU as research subject, an FPGA verification platform is set up by modifying clock system and replacing memory. Furthermore, processing hardware and software co-verification through this platform provides strong support for system level verification of this MCU design.

Key words: micro-controller unit, FPGA, prototype verification, hardware and software co-verification

中图分类号: