[1]杜翎.基于非二进制量化算法的逐次逼近模数转换器的设计[D].成都:电子科技大学,2016.
[2]CHEN Y,ZHU X,TAMURA H,et al.Split capacitor DAC mismatch calibration in successive approximation ADC[C].Custom Integrated Circuits Conference,San Jose,2009:279-282.
[3]郝乐.基于低电压高精度12-bit SAR ADC 设计[D].北京:北京交通大学,2008.
[4]JUNG I S,KIM Y B.A 12-bit 32 MS/s SAR ADC using built-in self-calibration technique to minimize capacitor mismatch[C].Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT),2014 IEEE International Symposium on.IEEE,2014:276-280.
[5]JUNG I S,KIM Y B.A novel self-calibration scheme for 12-bit 50MS/s SAR ADC[C]. Circuits and Systems(MWSCAS), 2014 IEEE 57th International Midwest Symposium on.IEEE,2014:5-8.
[6]LIU W,HUANG P,CHIU Y.A 12-bit,45-MS/s,3-mW redundant successive approximation register analog-todigital converter with digital calibration[J].IEEE Journal of Solid-State Circuits,2011,46(11):2661-2672.
[7]LEE H S,HODGES D A,GRAY P R.A self-calibrating 15-bit CMOS A/D converter[J].IEEE Journal of Solid-State Circuits,1984,19(6):813-819.