一种基于比较器亚稳态进行电容失配校准的全差分12位SAR ADC

doi:10.16257/j.cnki.1681-1070.2020.0705

电子与封装 ›› 2020, Vol. 20 ›› Issue (7): 070304 . doi: 10.16257/j.cnki.1681-1070.2020.0705

一种基于比较器亚稳态进行电容失配校准的全差分12位SAR ADC

曹文臻¹，唐鹤^1,2

1．电子科技大学，成都　610054；2．电子科技大学广东电子信息工程研究院，广东东莞 523808

接受日期:2020-03-10 发布日期:2020-03-23
作者简介:曹文臻（1995—），男，河南商丘人，硕士研究生，主要从事逐次逼近型数模转换器的研究。

A 12-bit Fully Differential SAR ADC with Capacitor Mismatch Calibration Based on Comparator Metastability

CAO Wenzhen¹, TANG He^1,2

1.University of Electronic Science and Technology of China, Chengdu610054, China; 2.Institute of Electronic and Information Engineering of UESTC in Guangdong, Dongguan523808,China

Accepted:2020-03-10 Published:2020-03-23

摘要/Abstract

摘要： 介绍了一种具有新型电容失配校准算法的12位全差分逐次逼近型模数转换器（SAR ADC）。该校准算法基于比较器的亚稳态实现，同时利用了统计的方法来计算电容的失配量。此外，为了提高亚稳态检测精度并避免“假亚稳态”的问题，在该ADC中使用了一种新的亚稳态检测电路，进一步提高了校准精度并优化了时序控制序列。该SAR ADC采用40 nm CMOS工艺实现验证。后仿真结果显示，与不带校准的相比，该算法可以使ADC的有效位数提高1.52 bits，在130 MSample/s的采样率下达到了11.71 bit。该 ADC的总功率为9.27 mW，面积为0.131 mm²，品质因数（FoM）为17.4 fJ /step。

关键词: 逐次逼近型数模转换器, 电容失配校准, 亚稳态检测

Abstract: This paper presents a fully differential 12-bit SAR ADC with a novel capacitor mismatch calibration. The calibration calculates the capacitor mismatch via the metastability of the comparator and statistical method. In order to increase the detection accuracy and avoid “fake metastability” problem, we design a novel metastability detection circuit to overcome this problem and improve both calibration accuracy and the timing control sequences. The SAR ADC is implemented in a 40 nm CMOS process. The post-simulation shows that the ENOB has been improved by 1.52 bits to achieve 11.71 bits at 130 MSample/s sampling rate using our proposed calibration compared to that w/o calibration. The ADC’s total power is 9.27 mW with an area of 0.131 mm², and the figure of merit (FoM) reaches to 17.4 fJ/step.

Key words: SAR ADC, capacitor mismatch calibration, metastability detection

中图分类号:

TN402

曹文臻，唐鹤. 一种基于比较器亚稳态进行电容失配校准的全差分12位SAR ADC[J]. 电子与封装, 2020, 20(7): 070304 .

CAO Wenzhen, TANG He. A 12-bit Fully Differential SAR ADC with Capacitor Mismatch Calibration Based on Comparator Metastability[J]. Electronics & Packaging, 2020, 20(7): 070304 .

参考文献

[1] JUNGI S, KIM YB. A novel self-calibration scheme for 12-bit 50MS/s SAR ADC[C]//2014 IEEE 57th International Midewest Symposiue on Circuits and Systems (MWSCAS),Aug. 3-6, 2014, College Station, TX, USA.New York: IEEE, 14631644.
[2] LIUW,HUANGP,CHIUY. A 12-bit, 45-MS/s, 3-mW redundant successive-approximation-register analog-to-digital converter with digital calibration[J]. IEEE Journal of Solid-State Circuits (JSSC), 2011, 46(11): 2661-2672.
[3] CHENL, MAJ, SUN N. Capacitor mismatch calibration for SAR ADCs based on comparator metastability detection[C]//2014 IEEE International Symposium on Citcuits and Systems (ISCAS), June1-5, 2014, Melbourne VIC, Australia.New York: IEEE, 14483698.
[4] LEEHS,HODGES DA, GRAY PR. A Self-Calibrating 15 BitCMOS A/D Converter[J]. IEEE Journal of Solid-State Circuits (JSSC), 1984, 19(6): 813-819.
[5] KUTTNERF. A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13/spl mu/m CMOS[C]//2002IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Feb. 7-7, 2002, San Francisco, CA, USA.New York: IEEE, 7335772.
[6] CHANGKH, HSIEH CC. A 12 bit 150 MS/s 1.5 mW SAR ADC with adaptive radix DAC in 40 nm CMOS[C]//2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), Nov. 7-9 2016, Toyama, Japan.New York: IEEE, 16657229.
[7] LEEC C, LUCY,NARAYANASWAMY R, et al.A 12 b 70 MS/s SAR ADC with digital startup calibration in 14 nm CMOS[C]//2015 Symposium on VLSI Circuits (VLSI Circuits),June 17-19, 2015, Kyoto, Japan. New York: IEEE, 15418708
[8] CHUNG Y H, HSU Y M. A 12-bit 100-MS/s Subrange SAR ADC With a Foreground Offset Tracking Calibration Scheme[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66(19): 1904-1098
[9] 王堋钰，高博，钱正，等. 一款8位高速逐次逼近型ADC的设计[J]. 电子与封装，2018,18(9):15-19.
[10] 谭萍，高博，龚敏，等.一种12位84 dB无杂散动态范围的高精度低功耗SAR ADC[J]. 电子与封装,2018,18(7):16-21.

[1]	惠锋;谢尚銮. 基于初始解优化的FPGA布线方法[J]. 电子与封装, 2022, 22(8): 80304-.
[2]	李晓蓉;吴建东;高国平. 基于薄外延的ESD结构设计[J]. 电子与封装, 2022, 22(8): 80403-.
[3]	谢尚銮;惠锋;刘佩;王晨阳;张立. 基于分解的多路选择器工艺映射方法设计[J]. 电子与封装, 2022, 22(8): 80302-.
[4]	周文强. 基于UVM的MIPI DSI系统级可重用验证平台[J]. 电子与封装, 2022, 22(8): 80301-.
[5]	邹文英;高丽;谢雨蒙;周昕杰;郭刚. 一款深亚微米抗辐照芯片的设计与实现[J]. 电子与封装, 2022, 22(7): 70304-.
[6]	陈鑫;高博;龚敏. 基于FPGA的虚拟听觉系统设计[J]. 电子与封装, 2022, 22(6): 60302-.
[7]	沈庆;张梅娟;侯庆庆;张磊. 一种SSD的设计与测试方法研究及实现[J]. 电子与封装, 2022, 22(6): 60301-.
[8]	宁东平;张志强;黄茨. 装载操作系统国产化板卡复位系统的研究[J]. 电子与封装, 2022, 22(6): 60304-.
[9]	陈天培;吴校生;强小燕. 一种基于扩展汉明码的动态纠错机制[J]. 电子与封装, 2022, 22(5): 50304-.
[10]	张志强;宁东平;黄茨;刘骁知;范晋文. 板载固态硬盘数据销毁策略的设计与实现[J]. 电子与封装, 2022, 22(5): 50504-.
[11]	王梓斌, 刘国柱, 孙建辉. 脑电信号传感检测芯片系统综述^*[J]. 电子与封装, 2022, 22(5): 50302-.
[12]	庞立鹏;蔺旭辉;马金龙;曹靓;沈丹丹;王晓玲;赵桂林. Flash型FPGA配置方法研究[J]. 电子与封装, 2022, 22(5): 50301-.
[13]	刘佩;惠锋. 辅助优化FPGA综合效果的测试例自动生成方法[J]. 电子与封装, 2022, 22(4): 40302-.
[14]	张萍萍. 多路伺服阀驱动系统设计[J]. 电子与封装, 2022, 22(4): 40304-.
[15]	毛臻, 张春平, 潘福跃, 顾林. 基于SiP技术的网络测量探针芯片集成设计^*[J]. 电子与封装, 2022, 22(4): 40501-.

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

一种基于比较器亚稳态进行电容失配校准的全差分12位SAR ADC

A 12-bit Fully Differential SAR ADC with Capacitor Mismatch Calibration Based on Comparator Metastability

RichHTML

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

本文评价