| [1] |
C Stroud, B Dutton. The First Clock Cycle is a Real BIST[C]. Proc. International Conf. on Embedded Systems and Applications, 2010: 86-92.
|
| [2] |
L T Wang, C Stroud, N Touba. System-on-Chip Test Architectures[M]. Morgan Kaufmann, 2008.
|
| [3] |
S Toutounchi and A Lai, FPGA Test Coverage[C] Proc.IEEE International Test Conf., pp. 1248-1257, 2003.
|
| [4] |
B Dutton et al., Built-In Self-Test of Configurable Logic Blocks in Virtex-5 FPGAs[C] Proc. IEEE Southeastern Symp. on System Theory, pp. 235-240, 2009.
|
| [5] |
B Garrison, et. al., Built-In Self-Test of Embedded Programmable Memory Resources in Virtex-4 FPGAs[C] Proc. International Conf. on Computers and Their Applications, pp.63-68, 2009.
|
| [6] |
M Pulukuri et al., Built-In Self-Test of Digital Signal Processors in Virtex-4 FPGAs[C] Proc. IEEE Southeastern Symp, on System Theory, pp. 34-38, 2009.
|
| [7] |
B Dutton et al., Built-In Self-Test of Programmable Input/Output Tiles in Virtex-5 FPGAs[C], Proc. IEEE Southeastern Symp, on System Theory, pp. 235-239, 2009.
|
| [8] |
Virtex-4 FPGA User Guide[EB/OL], UG070 (v2.5), Xilinx Inc.,2008. (available at www.xilinx.com)
|
| [9] |
Virtex-5 FPGA User Guide[EB/OL], UG190 (v5.2), Xilinx Inc.,2009. (available at www.xilinx.com)
|
| [10] |
Virtex-6 Clocking Resources User Guide[EB/OL], UG362 (v1.2),Xilinx Inc., 2010. (available at www.xilinx.com)
|
| [11] |
Virtex-4 FPGA Configuration User Guide[EB/OL], UG071 (v1.1),Xilinx Inc., 2008. (available at www.xilinx.com)
|
| [12] |
R Mahmud, An FPGA Primer for ASIC Designers[EB/OL], EETimes, April, 2004.
|
| [13] |
F Gray, Pulse Code Communication[P] US Patent #2,632,058,1953.
|
