中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

导航

电子与封装 ›› 2020, Vol. 20 ›› Issue (3): 030304 . doi: 10.16257/j.cnki.1681-1070.2020.0306

• 电路设计 • 上一篇    下一篇

自适应带宽锁相环建模分析与验证

沈广振,杨煜,赵玉月   

  1. 中微亿芯有限公司,江苏 无锡 214072
  • 发布日期:2020-03-26
  • 作者简介:沈广振(1990—),男,河南 太康县人,硕士,现从事Serdes电路 设计。

Adaptive Bandwidth Phase-locked Loop Modeling Analysis and Verification

SHEN Guangzhen, YANG Yu, ZHAO Yuyue   

  1. East Technologies,Inc.Wuxi, Wuxi214072, China
  • Published:2020-03-26

摘要: 基于UMC 40 nm CMOS工艺,进行了自适应带宽锁相环的设计。根据自适应带宽锁相环原 理和结构特点,对自适应带宽锁相环常用架构进行分析,并详细阐述自适应带宽锁相环系统模型。 针对锁相环各模块引入噪声对输出信号噪声的贡献进行分析,并根据分析结果对其系统和噪声进行 Matlab建模分析,最后通过测试验证了Matlab建模分析的结果。

关键词: 自适应带宽锁相环, 系统分析, 噪声, Matlab建模

Abstract: The design of adaptive bandwidth phase-locked loop is based on UMC 40 nm CMOS process design,according to the of adaptive bandwidth phase-locked loop,and the characteristics of the structure architecture, which are used in the adaptive bandwidth phase-locked loop is analyzed,and expounds in detail the adaptive bandwidth phase-locked loop system model, in view of the phase-locked loop the contribution of each module is introduced into the output noise is analyzed. And according to the results of the analysis, the system analyzed Matlab modeling and noise, at last, verified the Matlab modeling by analysis results of test.

Key words: adaptive bandwidth phase-locked loop, system analysis, noise, Matlab modeling

中图分类号: