中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

导航

电子与封装 ›› 2016, Vol. 16 ›› Issue (4): 24 -28. doi: 10.16257/j.cnki.1681-1070.2016.0045

• 电路设计 • 上一篇    下一篇

一种无运放高电源抑制比的带隙基准设计

刘俐   

  1. 中国电子科技集团公司第58研究所,江苏 无锡 214035
  • 收稿日期:2015-12-15 出版日期:2016-04-20 发布日期:2016-04-20
  • 作者简介:刘俐(1974—),女,安徽淮北人,工程师,长期从事集成电路设计工作,负责过DSP及AD等多个模拟电路的设计研发。

Design of a High PSRR Bandgap Reference without Using an Opamp

LIU Li   

  1. China Electronics Technology Group Corporation No.58 Research Institute, Wuxi 214035, China
  • Received:2015-12-15 Online:2016-04-20 Published:2016-04-20

摘要: 为满足集成电路中高电源抑制比/低温度系数的要求,设计了一款没有运放的精简的带隙电压电路。相比传统有运放结构,电路芯片面积更小且具有更低的电流损耗。并在0.5 μm CMOS工艺下进行了仿真,仿真结果表明,在-40℃~+100℃温度范围内电路的温度系数为17×10(-6),电源抑制比PSRR在100 kHz以下达到-50 dB,在1 kHz以下能达到-80 dB,而整个电路在3.3 V电压下电流损耗仅为24 μA。

关键词: 电源抑制比, 带隙基准, PTAT, 无运放, 温度系数

Abstract: In order to meet requirement of high PSRR,low temperature coefficient in the integrate circuit,a compact bandgap reference without op-amp is designed. The design can reduce power consumption and chip area. Under the condition of 0.5 μm CMOS technology, the simulation result shows that the temperature coefficient of the circuit is 17×10(-6)between the temperature range of -40℃~+100℃.PSRR is -50 dB at 100 kHz and -80 dB at 1 kHz. Its total consumption is only 24 μA with 3.3 V voltage supply.

Key words: PSRR, bandgap reference, PTAT, without op-amp, temperature coefficient

中图分类号: