具有低失调电压的新型灵敏放大器设汁

doi:10.16257/j.cnki.1681-1070.2020.0507

电子与封装 ›› 2020, Vol. 20 ›› Issue (5): 050304 . doi: 10.16257/j.cnki.1681-1070.2020.0507

具有低失调电压的新型灵敏放大器设汁

常红^1,2,封晴¹,陆生礼²,肖培磊¹,李娟¹

1.中科芯集成电路有限公司，江苏无锡 214000；2.东南大学电子科学与工程学院，南京 210009

出版日期:2020-05-25 发布日期:2020-02-28
作者简介:常红（1990—），男，安徽六安人，毕业于安徽大学微电子学于固体电子学专业，获得博士学位，现于主要研究方向为微纳电子器件模拟与建模，集成电路设计。

Design of a Novel Sense Amplifier with Low Offset Voltage

CHANG Hong^1,2, FENG Qing¹, LU Shengli², XIAO Peilei¹, LI Juan¹

1.China Key System & Integrated Circuit Co., Ltd., Wuxi 214000, China;2.Departments of Electronics Science & Engineering, University of Southeast, Nanjing 210009, China

Online:2020-05-25 Published:2020-02-28

摘要/Abstract

摘要： 随着器件尺寸越来越小，器件之间的失配越来越严重，由器件失配引起的失调电压对灵敏放大器性能的影响越来越大。针对此情况，根据灵敏放大器的工作原理，提出了一种具有失调电压自调整的灵敏放大器，通过增加校准支路来平衡灵敏放大器两边的放电速度，从而降低失调电压，减小其对灵敏放大器性能的影响。基于SMIC 65 nm CMOS工艺的后仿真结果显示，在电源电压1.2 V、TT工艺角、室温条件下，相比于传统的灵敏放大器，该新型灵敏放大器的失调电压的标准偏差降低了61.9%，SRAM的读关键路径延迟降低了25%。

关键词: SRAM；灵敏放大器；失调电压；自校准

Abstract: With the decreasing of device size, the mismatch between devices becomes more and more serious, and the offset voltage caused by transistor mismatch has a significant effect on sense amplifier performance. Based on the operating principle of sense amplifier, a novel sense amplifier with self-calibration character is proposed. The reduction of offset voltage can be realized by two calibrated branches, which were used to balance the discharging current between two storage nodes of sense amplifier. The simulation results show that the standard deviation of offset voltage of the proposed sense amplifier is 61.9% smaller than that of the conventional current latch sense amplifier at 1.2 V supply voltage, TT corner and room temperature in SMIC 65 nm CMOS technology. As a result, the sensing delay of the read critical path is reduced by 25%.

Key words: SRAM; sense amplifier; offset voltage; self-calibration

中图分类号:

TN492

常红,封晴,陆生礼,肖培磊,李娟. 具有低失调电压的新型灵敏放大器设汁[J]. 电子与封装, 2020, 20(5): 050304 .

CHANG Hong, FENG Qing, LU Shengli, XIAO Peilei, LI Juan. Design of a Novel Sense Amplifier with Low Offset Voltage[J]. Electronics & Packaging, 2020, 20(5): 050304 .

参考文献

[1] NA T H, WOO S H, KIM J, et al. Comparative study of various latch-type sense amplifier[J]. IEEE Transactions on Very Large Scale Integration Systems, 2014, 22(2): 425-429.
[2] CHANDRAS A, BHAASKARAN V S K. Sensing schemes of sense amplifier for signal-ended SRAM[C] // International Conference on Nextgen Electronic Technologies: Silicon to software. Chennai, India. 2017: 379-384.
[3] 高宁, 施亮, 于宗光. 一种新型灵敏放大器的设计[J]. 电子与封装, 2007, 7(6): 21-24.
[4] AGRAWAL R, TOMAR V K. Implementation and analysis of low power reduction techniques in sense amplifier[C] // International Conference on Electronics, Communication and Aerospace. Coimbatore, India. 2018: 439-444.
[5] SEEVINCK E, VAN B, ONTROP H. Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM’s[J]. IEEE Journal of Solid-State Circuits, 1991, 26(4):525-536.
[6] ZHANG K, HOSE K, DE K, et al. The scaling of data sensing schemes for high speed cache design in sub-0.18 μm technologies[C] // Symposium on VLSI Circuits Digest of Technical. Hillboro, USA. 2000: 226-227.
[7] BOWMAN K A, TANG X H, EBLE J C, et al. Impact of extrinsic and intrinsic parameter fluctuations on CMOS circuit performance[J]. IEEE Journal of Solid-State Circuits, 2000, 35(8):1186-1193.
[8] CHANG M F, SHEN S J, LIU C C, et al. An offset-tolerant current-sampling-based sense amplifier for Sub-100 nA-cell-current nonvolatile memory[C] // IEEE International Solid-State Circuits Conference. San Francisco, USA: IEEE. 2011:206-208.
[9] BHAVNAGARWALA A, KOSONOCKY S, RADENS C, et al. Fluctuation limits & scaling opportunities for CMOS SRAM cells[C] // IEEE International Electron Devices Meeting. Washington, USA: IEEE. 2005: 659- 662.
[10] PELGROM M J M, DUINMAIJER A C J, WELBERS, A P G. Matching properties of MOS transistors[J]. IEEE Jourmal of Solid-State Circuits, 1989, 24(10): 1433 -1439.
[11] KAWASUMI A, TAKEYAMA Y, HIRABAYSHI O, et al. A low-supply-voltage-operation SRAM with HCI trimmed sense amplifiers[J]. IEEE Journal of Solid-State Circuits, 2010, 45(11): 2341-2347.
[12] SHARMA V, COSEMANS S, ASHOUEI M, et al. A 4.4 pJ/access 80 MHz, 128 kbit variability resilient SRAM with multi-sized sense amplifier redundancy[J]. IEEE Journal of Solid-State Circuits, 2011, 46(10): 2416-2430.
[13] JEFREMOW M, KERM T, ALLERS W, et al. Time-differential sense amplifier for sub-80 mV bitline voltage embedded STT-MRAM in 40 nm CMOS[C] // IEEE International Solid-State Circuits Conference Digest of Technical papers. San Francisco, USA: IEEE. 2013: 216-217.
[14] KONO T, ITO T, TSURUDA T, et al. 40-nm embedded split-gate MONOS (SG-MONOS) flash macros for automotive with 160-MHz random access for code and endurance over 10 M cycles for data at the junction temperature of 170 ℃[J]. IEEE Journal of Solid-State Circuits, 2014, 49(1): 154-166.
[15] FAN M L, HU V P H, CHEN Y N , et al. Variability analysis of sense amplifier for finFET subthreshold SRAM applications[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2012, 59(12): 878-882.

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

具有低失调电压的新型灵敏放大器设汁

Design of a Novel Sense Amplifier with Low Offset Voltage

RichHTML

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 11

编辑推荐

Metrics

本文评价

[1]	胥权;赵新;龚敏;高博;Maureen Willis. 基于电阻网络修调的高精度基准源[J]. 电子与封装, 2022, 22(7): 70303-.
[2]	史良俊;袁敏民. 超低功耗复位电路设计[J]. 电子与封装, 2022, 22(7): 70301-.
[3]	马志寅;李富华;陈天昊. 基于差分翻转电压跟随器的AB类缓冲器设计[J]. 电子与封装, 2022, 22(4): 40301-.
[4]	陈天昊, 李富华, 马志寅. 一种新型高精度低功耗的张弛振荡器设计[J]. 电子与封装, 2022, 22(3): 30306-.
[5]	黄姣英,李鹏,高成. FPGA潜在缺陷测试技术综述[J]. 电子与封装, 2021, 21(1): 10201-.
[6]	宋爱武,李富华,黄祥林,孙波. 一种基于Brokaw带隙基准上电复位电路的设计[J]. 电子与封装, 2021, 21(1): 10302-.
[7]	蒋婷,印琴,高国平,徐睿. 一种适用于宇航环境的IO端口设计实现[J]. 电子与封装, 2020, 20(6): 60305-.
[8]	陈昱翀，高博，林志滨，龚敏. 一款高速、低功耗的Sigma-Delta模数转换器[J]. 电子与封装, 2020, 20(2): 20305-.
[9]	王雪萍，曹　靓. 应用于抗辐照FPGA的多标准I/O电路设计[J]. 电子与封装, 2019, 19(10): 20-25.
[10]	张帅,杨志保,吴天阳,张晖. 基于复合基板微波电路设计的小型化TR组件[J]. 电子与封装, 2020, 20(3): 30301-.
[11]	孟庆贤. 一种基于LTCC技术的频压转换模块的设计[J]. 电子与封装, 2020, 20(4): 40304-.