横向超结器件耐压与比导的优值仿真与实验验证

doi:10.16257/j.cnki.1681-1070.2020.1003

电子与封装 ›› 2020, Vol. 20 ›› Issue (10): 100401 . doi: 10.16257/j.cnki.1681-1070.2020.1003

横向超结器件耐压与比导的优值仿真与实验验证

杨昆;乔明;何俊卿;王睿

电子科技大学电子薄膜与集成器件国家重点实验室，成都　610054

收稿日期:2020-04-03 发布日期:2020-05-12
作者简介:杨昆（1992—），男，四川眉山人，电子科技大学硕士研究生，研究方向为高压功率集成电路与功率超结器件。

Simulation and Experimental Verification of theOptimal Values of Voltage and Specific Conductance of Lateral Super JunctionDevices

YANG Kun, QIAO Ming, HE Junqing, WANG Rui

State Key Laboratory of Electronic Thin Films and Integrated Device, UESTC, Chengdu 610054, China

Received:2020-04-03 Published:2020-05-12

摘要/Abstract

摘要： 从超结电荷场对电势场的调制机理出发，以等效衬底模型（ES模型）和理想衬底条件为指导，在横向SOI超结器件中利用电荷补偿的思想得到理想衬底。对于已拥有理想衬底的横向超结器件固定其条宽W，长度L_SJ，不断增加超结浓度N_SJ，并观察得到的仿真结果，通过计算F_OM=V_B²/R_on_×_sp的值发现优质在6×10¹⁶cm^-3掺杂浓度下所对应的击穿电压V_B(Voltage-Breakdown )和比导通导通电阻（specific on-resistance R_on_×_sp）最佳折中关系。利用此思想在0.5 μm工艺平台上通过对不同的超结注入剂量的实验，实现了0.8 μm超结条宽下横向超结器件的最高优值。

关键词: 超结器件, 导通电阻Ron, 击穿电压VB

Abstract: Based on the modulation mechanism of the superjunction charge field to the potential field and guided by the equivalent substrate model (ES model) and the ideal substrate conditions. The ideal substrate is obtained by the charge compensation method in the lateral SOI superjunction device. For the lateral superjunction device with the ideal substrate, the width W and length L_SJare fixed, and the concentration of the superjunction N_SJ is continuously increased, and the simulation results are observed. It is found that the best compromise between voltage breakdown V_B and specific on-resistance R_on,sp is obtained at a certain doping concentration by calculating the value of F_OM=V_B²/R_on.sp. By using this idea, the different injection doses of superjunction are experimented on a 0.5 μm process platform, and the possible optimal injection dose is covered. The lowest specific on resistance of the lateral super junction device under the width of 0.8 μm superjunction piller is achieved experimentally.

Key words: superjunction devices, specific on-resistance Ron,sp, voltage breakdown VB

中图分类号:

TN305

杨昆;乔明;何俊卿;王睿. 横向超结器件耐压与比导的优值仿真与实验验证[J]. 电子与封装, 2020, 20(10): 100401 .

YANG Kun, QIAO Ming, HE Junqing, WANG Rui. Simulation and Experimental Verification of theOptimal Values of Voltage and Specific Conductance of Lateral Super JunctionDevices[J]. Electronics & Packaging, 2020, 20(10): 100401 .

参考文献

[1]HU C M. Optimum Doping Profile for Minimum Ohmic Resistance and High-Breakdown Voltage[J].IEEE Transactions Electron Devices, 1979, 26(3) : 243-244.
[2] CHEN X B, SIN J K O. Optimization of the specific on-resistance of the COOLMOSTM[J]. IEEE Trans. Electron Devices, 2001, 48(2): 344-348.
[3]ZHANG W T, ZHANG B, QIAO M, et al. Theory of Superjunction With NFD and FD Modes Based on Normalized Breakdown Voltage[J]. IEEE Transactions Electron Devices, 2015, 62(12): 4114-4120.
[4]SHENOY M P, BHALLA A, DOLNY M G. Analysis of the effect of charge imbalance on the static and dynamic characteristics of the super junction MOSFET[C]. 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings, IEEE, 1999: 99-102.
[5] STROLLO M G A, NAPOLI E. Optimal ON-resistance versus breakdown voltage tradeoff in superjunction power devices: A novel analytical model[J]. IEEE Transactions Electron Devices, 2001, 48(9):2161-2167.
[6] ZHANG B, ZHANG W T, QIAO M, et al. Equivalent Substrate Model for Lateral Super Junction Device[J]. IEEE Transactions Electron Devices, 2014, 61(2): 525-532.
[7] ZHANG W T, PU S, LAI C L, et al. Non-full Depletion Mode and its Experimental Realization of the Lateral Superjunction[C]. 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), IEEE,2018: 13-17.
[8]ZHANG B, CHEN L, WU J, et al. SLOP-LDMOS–a novel super-junction concept LDMOS and its experimental demonstration[C]. Proceedings. 2005 International Conference on Communications, Circuits and Systems, 2005, IEEE, 2005: 27-30.
[9] ZHANG B, WANG W L, CHEN W J, et al. High-Voltage LDMOS With Charge-Balanced Surface Low On-Resistance Path Layer[J]. IEEE Electron Device Letters, 2009, 30(8): 849-851.
[10] ZHU R, KHEMKA V, KHAN T, et al. A high voltage Super-Junction NLDMOS device implemented in 0.13 μm SOI based Smart Power IC technology[C]. 2010 22nd International Symposium on Power Semiconductor Devices and ICs (ISPSD), IEEE,2010: 79-82.
[11]NASSIF-KHALIL S G, SALAMA C A T. Super-junction LDMOST on a silicon-on-sapphire substrate[J]. IEEE Transactions Electron Devices, 2003, 50(5): 1385-1391.
[12] DUAN B X, CAO Z, YUAN X N, et al. New Superjunction LDMOS Breaking Silicon Limit by Electric Field Modulation of Buffered Step Doping[J]. IEEE Electron Device Letters, 2014, 36(1): 47-49.
[13] ZHANG W T, ZHAN Z T, YU Y, et al. Novel Superjunction LDMOS(>950V) with a Thin Layer SOI[J]. IEEE Electron Device Letters, 2017, 38(11): 1555-1558.
[14] CAO Z, DUAN B X, YUAN S, et al. Novel superjunction LDMOS with muli-floation buried layers[C]. 2017 29th International Symposium on Power Semiconductor Devices and ICs (ISPSD), IEEE, 2017: 283-286.

[1]	孙建洁;张可可;陈全胜. 可变高应力氮化硅薄膜的内应力研究[J]. 电子与封装, 2022, 22(7): 70403-.
[2]	刘勇;仇光寅;邓雪华;杨帆;金龙. 200 mm硅外延片时间雾的产生机理及管控方法研究[J]. 电子与封装, 2022, 22(7): 70402-.
[3]	李进;邵志锋;邱松;沈伟;潘旭麒. 低翘曲BGA封装用环氧塑封料的开发与应用[J]. 电子与封装, 2022, 22(7): 70203-.
[4]	张贺;冯佳运;丛森;王尚;安荣;吴朗;田艳红. 表面贴装锡基焊点长期贮存可靠性及寿命预测研究[J]. 电子与封装, 2022, 22(7): 70201-.
[5]	王晓卫;唐志旭. 电子封装中激光封焊工艺及性能研究[J]. 电子与封装, 2022, 22(6): 60201-.
[6]	余希猛, 杨振涛, 刘林杰. 一种陶瓷传输结构截止频率的分析方法研究[J]. 电子与封装, 0, (): 0-0.
[7]	梁亨茂. 基于晶圆键合的MEMS圆片级封装研究综述^* [J]. 电子与封装, 0, (): 0-0.
[8]	邱静萍;王文智;李少聪;毛海珂;张绍东. 板间连接器低空洞真空汽相焊接技术[J]. 电子与封装, 2022, 22(5): 50201-.
[9]	黄卫, 蒋涵, 张振越, 蒋玉齐, 朱思雄, 杨中磊. 3D堆叠封装热阻矩阵研究[J]. 电子与封装, 2022, 22(5): 50203-.
[10]	李小凤;潘中良. 平板微热管三种槽道结构的传热性能分析^*[J]. 电子与封装, 2022, 22(4): 40202-.
[11]	毛臻, 张春平, 潘福跃, 顾林. 基于SiP技术的网络测量探针芯片集成设计^*[J]. 电子与封装, 2022, 22(4): 40501-.
[12]	颜炎洪;徐衡;王英华;陈旭;李守委;刘立恩. 焊接参数对Au80Sn20焊料封装孔洞和微观组织的影响[J]. 电子与封装, 2022, 22(4): 40203-.
[13]	冯永平;何文俊;任凯. 基于硅外延片用石墨基座的温度均匀性研究[J]. 电子与封装, 2022, 22(4): 40401-.
[14]	李建辉;丁小聪. LTCC封装技术研究现状与发展趋势[J]. 电子与封装, 2022, 22(3): 30205-.
[15]	王哲;刘松坡;吕锐;陈红胜;陈明祥. 溅射覆铜陶瓷基板表面研磨技术研究^*[J]. 电子与封装, 2022, 22(3): 30201-.

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

横向超结器件耐压与比导的优值仿真与实验验证

Simulation and Experimental Verification of theOptimal Values of Voltage and Specific Conductance of Lateral Super JunctionDevices

RichHTML

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

本文评价