[1]Shuto T.Next genereation high density build-up package substrate[C].ECWC10,2010.
[2]Cho S,Chang T-E,Lee J Y,et al.New dummy design and stiffener on warpage reduction in Ball Grid Array Printed Circuit Board[J].Microelectronics Reliability,2010,50(2):242-250.
[3]侯朝昭,邵远城,李茂源,等.IC封装无芯基板的发展与制造研究[J].电子工艺技术,2014,(4):187-189.
[4]Raghavan S,Klein K,Yoon S,et al.Methodology to predict substrate warpage and different techniques to achieve substrate warpage targets[J].IEEE Transactions on components,packaging and manufacturing technology,2011,1(7):1064-1074.
[5]Cho S,Cho S,Lee J Y.Estimation of warpage and thermal stress of IVHs in flip-chip ball grid arrays package by FEM[J].Microelectronics Reliability,2008,48(2):300-309.
[6]Kim J,Lee S,Lee J,et al.Warpage issues and assembly challenges using coreless package substrate[C].IPC APEX EXPO,2012.
[7]Kurashina M,Mizutani D,Koide M,et al.Low warpage coreless substrate for large-size LSI packages[C].Electronic Components and Technology Conference(ECTC),2012 IEEE 62nd,2012:1378-1383.
[8]Timoshenko S.Analysis of bi-metal thermostats[J].JOSA,1925,11(3):233-255. |