[1] BALIGA B J. Fundamentals of power semiconductor devices[M]. Boston: Springer, 2008: 279-367. [2] 徐海铭, 汪敏. 30 V SGT N-Channel MOSFET总剂量效应研究[J]. 电子与封装, 2023, 23(11): 110402. [3] TITUS J L. An updated perspective of single event gate rupture and single event burnout in power MOSFETs[J]. IEEE Transactions on Nuclear Science, 2013, 60(3): 1912-1928. [4] TITUS J L, WHEATLEY C F. Experimental studies of single-event gate rupture and burnout in vertical power MOSFETs[J]. IEEE Transactions on Nuclear Science, 1996, 43(2): 533-545. [5] 刘文平. 硅半导体器件辐射效应及加固技术[M]. 北京: 科学出版社, 2013: 19-35. [6] WROBEL T F, COPPAGE F N, HASH G L, et al. Current induced avalanche in epitaxial structures[J]. IEEE Transactions on Nuclear Science, 1985, 32(6): 3991-3995. [7] WILLIAMS R K, DARWISH M N, BLANCHARD R A, et al. The trench power MOSFET: part I—history, technology, and prospects[J]. IEEE Transactions on Electron Devices, 2017, 64(3): 674-691. [8] LIU S, BODEN M, GIRDHAR D A, et al. Single-event burnout and avalanche characteristics of power DMOSFETs[J]. IEEE Transactions on Nuclear Science, 2006, 53(6): 3379-3385. [9] LIU S, TITUS J L, BODEN M. Effect of buffer layer on single-event burnout of power DMOSFETs[J]. IEEE Transactions on Nuclear Science, 2007, 54(6): 2554-2560. [10] JOSEF L, HEINRICH S, UWE S, 等. 功率半导体器件:原理、特性和可靠性[M]. 卞抗,杨莺,刘静 译. 北京:机械工业出版社, 2013: 209-211. [11] 高一星, 胡冬青, 贾云鹏, 等. 功率MOSFET抗SEB能力的二维数值模拟[J]. 电力电子技术, 2012, 46(1): 114-116. [12] JIA Y P, SU H Y, JIN R, et al. Simulation study on single event burnout in linear doping buffer layer engineered power VDMOSFET[J]. Journal of Semiconductors, 2016, 37(2): 024008. [13] 张小林, 严晓洁, 唐昭焕. 功率VDMOS器件的SEB致SEGR效应研究[J]. 微电子学, 2020, 50(3): 416-420. [14] 徐政, 郑若成, 吴素贞, 等. 基于衬底材料优化的抗辐射功率器件SEB加固技术[J]. 电子与封装, 2023, 23(4): 040402. [15] ZEBREV G I, VATUEV A S, USEINOV R G, et al. Microdose induced drain leakage effects in power trench MOSFETs: experiment and modeling[J]. IEEE Transactions on Nuclear Science, 2014, 61(4): 1531-1536. |