[1]郭炜,魏继增,郭筝,谢憬.SoC设计方法与实现[M].北京:电子工业出版社,2011.
[2]Brewer J,Gill M.Nonvolatile memory technologies with emphasison flash:acomprehensive guide to understanding and usingflashmemorydevice[M].Hoboken:Wiley,2011:19-62.
[3]潘立阳,朱钧.Flash存储器技术与发展[J].微电子学,2002,1:47-52.
[4]刘卫.NAND Flash控制器的设计与验证[D].长沙:国防科学技术大学,2008:23.
[5]Ma D,Huang K,et al.An automatic SoC design methodology for integration and verification[J].Advanced Material Research,2011,383-390:2222-2230.
[6]Cappelletti P,Golla C.Flash memories[M].Kluwer Academic Publishers,1999.
[7]Wong C L.Methods for increasing instruction-level parallelism in microprocessors and digital system[M].US,US6988183,2006.
[8]Aagaard M D,Cook B,et al.A framework for superscalar microprocessor correctness statements[J].International Journal on Software Tools for Technology Transfer,2003,4(3):298-312.
[9]郑文静,李明强,舒继武.Flash存储技术[J].计算机研究与发展,2010,47(4):716-726.
[10]蒋进松.高效的片上Flash加速控制器软硬件设计[D].杭州:浙江大学,2016.
[11]王钰博.嵌入式Flash加速控制器的设计与实现[D].杭州:浙江大学,2014.
[12]AMBA Specification(Rev 2.0)[P].ARM,ARM IHI 0011A.
[13]周立功.ARM嵌入式系统基础教程[M].北京:北京航空航天大学出版社,2008.
[14]Jungwook P,Cheong K,et al.An energy efficient cache memory architecture forembedded systems[C].Proceedings of the 2004 ACM Symposium on Applied Computing.NewYork,USA:ACM,2004:884-890. |