[1] 李嘉威. 高速高可靠STT-MRAM关键电路设计[D]. 南京:东南大学, 2022. [2] DONG Q, WANG Z H, LIM J, et al. A 1 Mb 28 nm STT-MRAM with 2.8 ns read access time at 1.2 V VDD using single-cap offset-cancelled sense amplifier and in situ self-write-termination[C]// 2018 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, 2018. [3] CHEN A. A review of emerging non-volatile memory (NVM) technologies and applications[J]. Solid-State Electronics, 2016, 125: 25-38. [4] 周旺,李一男,陈风凉,等. 适用于EEPROM的宽工作条件LDO设计[J]. 电子与封装, 2023, 23(11): 110302. [5] 李嘉威, 吴楚彬, 王超, 等. 应用于STT-MRAM存储器的高可靠灵敏放大器设计[J]. 电子与封装, 2023, 23(4): 040306. [6] 赵巍胜, 王昭昊, 彭守仲, 等. STT-MRAM存储器的研究进展[J]. 中国科学 (物理学 力学 天文学), 2016, 46(10): 107306. [7] SATO Y, YAGAKI S, YOSHIDA C, et al. A novel MTJ shape with large write operation margin for high density MRAM[J]. The Japan Society of Applied Physics, 2005, 2005: 1042-1043. [8] 张瑾.一种LDO线性稳压器的设计[D]. 西安:西安电子科技大学,2014. [9] LI G X, QIAN H M, GUO J P, et al. Dual active-feedback frequency compensation for output-capacitorless LDO with transient and stability enhancement in 65-nm CMOS[J]. IEEE Transactions on Power Electronics, 2020, 35(1): 415-429. [10] MAN T Y, MOK P K T, CHAN M S. A high slew-rate push–pull output amplifier for low-quiescent current low-dropout regulators with transient-response improvement[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2007, 54(9): 755-759. [11] 周朝阳, 冯全源. 一种加入动态补偿电路的快速响应LDO设计[J]. 半导体技术, 2015, 40(10): 739-743. [12] LIM Y, LEE J, PARK S, et al. An external capacitorless low-dropout regulator with high PSR at all frequencies from 10 kHz to 1 GHz using an adaptive supply-ripple cancellation technique[J]. IEEE Journal of Solid-State Circuits, 2018, 53(9): 2675-2685. [13] 吴楚彬,高宏,马金龙,等. 适用于FLASH型FPGA的宽范围输出负压电荷泵设计[J]. 电子与封装2024,24(7): 070303. [14] 罗阳,栾舰,周磊,等. 用于宽带任意波发生器的可变增益放大器[J]. 电子与封装2023,23(2):020303.
|