一种支持循环缓冲的中断系统的设计与验证*

doi:10.16257/j.cnki.1681-1070.2025.0060

电子与封装 ›› 2025, Vol. 25 ›› Issue (6): 060304 . doi: 10.16257/j.cnki.1681-1070.2025.0060

一种支持循环缓冲的中断系统的设计与验证^*

沈一帆，谭勋琼

长沙理工大学物理与电子科学学院，长沙 410114

收稿日期:2024-11-25 出版日期:2025-06-27 发布日期:2025-01-20
作者简介:沈一帆（2000—），女，河南信阳人，硕士研究生，主要研究方向为高性能DSP处理器设计。

Design and Verification of an Interrupt System Supporting Loop Buffering

SHEN Yifan, TAN Xunqiong

School of Physics and Electronic Science, Changsha University of Science and Technology, Changsha 410114, China

Received:2024-11-25 Online:2025-06-27 Published:2025-01-20

摘要/Abstract

摘要： 针对超长指令字（VLIW）结构高性能数字信号处理器（DSP）设计了高效安全的中断处理系统，支持12级可屏蔽中断、非屏蔽中断（NMI）与软硬件中断嵌套。针对循环缓冲区中断对程序流的破坏，设计了一种专门的中断响应与处理机制，确保在高频中断情况下，循环缓冲区中的数据处理不受中断影响，从而避免数据丢失或程序崩溃。针对VLIW结构的特点，优化了中断处理流程，减少了中断响应延迟。仿真结果表明，本设计的中断响应时间相较传统方法缩短25%，且保证了复杂程序在中断处理时的数据完整性与执行安全性。

关键词: 中断响应, 中断处理, 中断嵌套, 中断返回, 循环缓冲中断

Abstract: An efficient and secure interrupt processing system is designed for high-performance digital signal processor (DSP) based on very long instruction word (VLIW) structure, which supports 12 levels of maskable interrupts, non-maskable interrupts(NMIs), and hardware and software interrupt nesting. To address the disruption of program flow caused by loop buffer interrupts, a special interrupt response and processing mechanism is designed to ensure that in the case of high-frequency interrupts, the data processing in the loop buffer is not affected by interrupts, thus avoiding data loss or program crashes. The interrupt processing flow is optimized based on the characteristics of the VLIW structure, and the interrupt response delay is reduced. Simulation results show that the interrupt response time of this design is 25% shorter than that of the traditional method, and it ensures the data integrity and execution security of complex programs during interrupt processing.

Key words: interrupt response, interrupt processing, interrupt nesting, interrupt return, loop buffer interrupt

中图分类号:

TN492

沈一帆，谭勋琼. 一种支持循环缓冲的中断系统的设计与验证^*[J]. 电子与封装, 2025, 25(6): 060304 .

SHEN Yifan, TAN Xunqiong. Design and Verification of an Interrupt System Supporting Loop Buffering[J]. Electronics & Packaging, 2025, 25(6): 060304 .

参考文献

[1] REN H Q, ZHANG Z F, WU J. A VLIW DSP for communication applications[C]//2015 Sixth International Green and Sustainable Computing Conference (IGSC), Las Vegas, NV, USA, 2015: 1-5.
[2] LASTNAME A B, LASTNAME C D, LASTNAME E F. A proposed RISC instruction set architecture for the MAC unit of 32-bit VLIW DSP processor core[C]//2014 International Conference on Computing, Management and Telecommunications (ComManTel), Da Nang, Vietnam, 2014: 170-175.
[3] YU H, WU J, REN H Q, et al. An efficient and secure inline assembly design for VLIW DSP[C]//2023 IEEE 23rd International Conference on Communication Technology (ICCT), Wuxi, China, 2023: 123-127.
[4] 徐可凡. 基于RISC-V的中断系统的研究与设计[D]. 西安: 西安电子科技大学, 2020.
[5] 高嘉轩, 刘鸿瑾, 施博, 等. 基于向量表的RISC-V处理器普通中断与NMI优化设计[J]. 微电子学与计算机, 2024, 41(4): 112-122.
[6] 石晶, 王宜怀, 苏勇, 等. 基于ARM Cortex-M4的MQX中断机制分析与中断程序框架设计[J]. 计算机科学, 2013, 40(6): 41-44.
[7] ZHAN H L, LAI X C. Multiple serial communication design based on ADSP-BF561[J]. Advanced Materials Research, 2013, 846/847: 667-670.
[8] WANG Q H, XUE H P. Design of the video image acquisition system based on ADSP-BF561[J]. Advanced Materials Research, 2012, 461: 707-711.
[9] Texas Instruments. TMS320C66x DSP CPU and instruction set[EB/OL]. [2024-12-30]. https://www.ti.com/lit/ug/spru732g/spru732g.pdf.
[10] DAMODARAN R, ANDERSON T, AGARWALA S, et al. A 1.25 GHz 0.8 W C66x DSP core in 40 nm CMOS[C]//2012 25th International Conference on VLSI Design, Hyderabad, India, 2012: 286-291.
[11] MODY M, NAGALIKAR S, SWAMI P, et al. Automotive digital audio processing using single chip microcontroller[C]//2023 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT), Bangalore, India, 2023: 1-4.
[12] 方安平, 蔡俊宇. Cortex-M3的异常处理机制研究[J]. 单片机与嵌入式系统应用, 2009, 9(2): 15-18.
[13] 杨斌, 韩瑞欣, 董苏惠. 基于ARM Cortex-M3的SoC系统设计[J]. 电子产品世界, 2019, 26(2): 55-58.
[14] 刘一行. 基于RISC-V处理器执行流水线的设计和验证[D]. 西安: 西安电子科技大学, 2023.
[15] 刘先强. 基于RISC-V的五级流水线处理器的设计与研究[D]. 济南: 山东大学, 2021.
[16] 舒生亮, 孙永节, 万江华. Matrix DSP中断处理系统的设计与实现[J]. 计算机工程与科学, 2012, 34(1): 64-68.
[17] 舒生亮. Matrix DSP中断处理系统与自适应多线程模块的设计与实现[D]. 长沙: 国防科学技术大学, 2012.
[18] 陈纪孝. 自主XDSP中软件流水循环缓冲部件的设计与实现[D]. 长沙: 国防科学技术大学, 2013.
[19] 郭旭龙. 适用于一种低功耗DSP处理器的循环缓冲电路模块的系统设计[D]. 北京: 北京交通大学, 2015.

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

一种支持循环缓冲的中断系统的设计与验证^*

Design and Verification of an Interrupt System Supporting Loop Buffering

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 3

编辑推荐

Metrics

本文评价

[1]	吴楚彬,高宏,马金龙,张章. 适用于Flash型FPGA的宽范围输出负压电荷泵设计[J]. 电子与封装, 2024, 24(7): 70303-.
[2]	马志寅;李富华;陈天昊. 基于差分翻转电压跟随器的AB类缓冲器设计[J]. 电子与封装, 2022, 22(4): 40301-.
[3]	陈天昊, 李富华, 马志寅. 一种新型高精度低功耗的张弛振荡器设计[J]. 电子与封装, 2022, 22(3): 30306-.