18 bit 20 MS/s流水线ADC架构及行为级模型设计*

doi:10.16257/j.cnki.1681-1070.2022.0206

电子与封装 ›› 2022, Vol. 22 ›› Issue (2): 020304 . doi: 10.16257/j.cnki.1681-1070.2022.0206

18 bit 20 MS/s流水线ADC架构及行为级模型设计^*

杨迎;黎飞;刘颖异;唐旭升;苗澎

东南大学微电子学院，南京 ?211100

收稿日期:2021-10-25 出版日期:2022-02-23 发布日期:2022-01-18
作者简介:杨迎（1997—），男，安徽滁州人，硕士研究生，研究方向为数模混合集成电路。

Architecture and Behavioral Model Design of 18-bit 20 MS/sPipeline ADC

YANG Ying, LI Fei, LIU Yingyi, TANG Xusheng, MIAO Peng

School of Microelectronics, Southeast University, Nanjing 211100, China

Received:2021-10-25 Online:2022-02-23 Published:2022-01-18

摘要/Abstract

摘要： 为了设计出满足高端仪器仪表、电子通信设备等应用需求的高速高精度模数转换器（Analog-to-Digital Converter，ADC），提出了一种精度为18 bit、采样率为20 MS/s的流水线ADC架构。使用Verilog-A语言对每一级流水级中的子模数转换电路（Sub-Analog-to-Digital Converter，Sub-ADC）、乘法数模转换电路（Multiplying Digital-to-Analog Converter，MDAC）等关键电路进行建模，进而搭建出该ADC的整体行为级模型，并基于Cadence的Spectre仿真平台进行仿真验证。在理想情况下，得到的有效位数（Effective Number of Bits，ENOB）为18.01 bit，信噪失真比（Signal to Noise and Distortion Ratio，SNDR）为110.44 dB，无杂散动态范围（Spurious Free Dynamic Range，SFDR）为122.41 dB，验证了所设计的流水线ADC的架构和行为级模型的正确性。在加入运放有限增益、电容失配等非理想因素后，该Verilog-A行为级模型也有效反映出非理想因素对电路性能的影响。将行为级模型与数字校准算法联合仿真，证明了所设计的数字算法能够有效降低非理想因素对电路性能产生的影响。

关键词: 流水线ADC, Verilog-A, ADC架构, 行为级模型, 非理想因素

Abstract: In order to design a high-speed and high-resolution analog-to-digital converter (ADC) that meets the needs of high-end instrumentation, electronic communication equipment and other applications, a pipeline ADC architecture with 18-bit resolution and 20 MS/s sampling rate is proposed. Verilog-A language is used to model key circuits such as sub-analog-to-digital converter (Sub-ADC) and multiplying digital-to-analog converter (MDAC) in each pipeline stage, and then the overall behavioral model of the ADC is built. Perform simulation verification is carried out based on Cadence's Spectre simulation platform. The effective number of bits (ENOB) is 18.01 bit, the signal to noise and distortion ratio (SNDR) is 110.44 dB, and the spurious free dynamic range (SFDR) is 122.41 dB with ideal parameters, verifying the correctness of the designed pipeline ADC architecture and behavioral model. The Verilog-A behavioral model also effectively reflects the influence of non-ideal factors on circuit performance after adding non-ideal factors such as limited gain and capacitance mismatch. By simulating the behavioral model with the digital calibration algorithm, it is proved that the digital algorithm can effectively reduce the influence of non-ideal factors on the circuit performance.

Key words: pipelineADC, Verilog-A, ADCarchitecture, behavioralmodel, non-idealfactors

中图分类号:

TN45

杨迎;黎飞;刘颖异;唐旭升;苗澎. 18 bit 20 MS/s流水线ADC架构及行为级模型设计^*[J]. 电子与封装, 2022, 22(2): 020304 .

YANG Ying, LI Fei, LIU Yingyi, TANG Xusheng, MIAO Peng. Architecture and Behavioral Model Design of 18-bit 20 MS/sPipeline ADC[J]. Electronics & Packaging, 2022, 22(2): 020304 .

参考文献

[1] SALGADO G M, OHARE D, OCONNELL I. Modeling and analysis of error feedback noise-shaping SAR ADCs[C]// 2020 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2020: 1-5.
[2] GAO J, SHEN C, YU B, et al. Simulink modeling and performance verification of a high resolution zoom ADC[C]// 2019 IEEE 13th International Conference on Anti-counterfeiting, Security, and Identification (ASID). IEEE, 2019: 320-323.
[3] PONCE V Y, GONZALEZ V R. System-level behavioral model of a 12-bit 1.5-bit per stage pipelined ADC based on Verilog-AMS[C]// 2018 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Prague, Czech Republic, 2018: 301-304.
[4] LIAO W, LEI L C, ZHOU X D. A 14-bit pipeline ADC behavior model using Verilog-A for SOC[J]. Applied Mechanics & Materials, 2014, 644-650: 3663-3666.
[5] RAZAVI B. Design of analog CMOS integrated circuits[M]. Second Edition. New York: McGraw-Hill, 2015.
[6] LIU H, SUN J, XU H, et al. A 16 b 120 MS/s pipelined ADC using an auxiliary-capacitor based calibration technique achieving 90.5 dB SFDR in 0.18 μm CMOS[J/OL]. IEEE Transactions on Circuits and Systems I: Express Briefs. (2021-09-01) [2021-12-27] https://ieeexplore.ieee.org/document/9526753.
[7] RAMAMURTHY C, PARIKH C D, SEN S. Deterministic digital calibration technique for 1.5 bits/stage pipelined and algorithmic ADCs with finite op-amp gain and large capacitance mismatches[J]. Circuits Systems and Signal Processing, 2021, 40(8): 3684-3702.
[8] WEI J, ZHANG C, LIU M. A 11-bit 1-GS/s 14.9 mW hybrid voltage-time pipelined ADC with gain error calibration[J/OL]. IEEE Transactions on Circuits and Systems II: Express Briefs. (2021-09-30) [2021-12-27] https://ieeexplore.ieee.org/document/9552940.
[9] 吴文杰. 12位高速流水线ADC设计[D]. 南京：东南大学, 2019.
[10] DAI L, LIU X. Behavioral model based on SIMULINK for 14-bit 200MS/s pipelined ADC[C]// International Conference on Control Engineering & Communication Technology. IEEE, 2013: 79-82.

最新录用说明：
此版本为经同行评议被本刊正式录用的文章。其内容、版式可能与正式出版（印刷版）稍有差异，正式出版后此版本会更新，请以正式出版版本为准。本文已确定卷期、页码以及DOI，可以根据DOI引用。
本文尚未正式出版，未经许可，不得转载。

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

18 bit 20 MS/s流水线ADC架构及行为级模型设计^*

Architecture and Behavioral Model Design of 18-bit 20 MS/sPipeline ADC

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 2

编辑推荐

Metrics

本文评价

[1]	池哲涵;黎飞;刘颖异;唐旭升;苗澎. 一种应用于高精度流水线ADC的差分参考电压电路^*[J]. 电子与封装, 2022, 22(5): 50305-.
[2]	史帅帅，唐　鹤，武　锦，王　卓，张　波. 一款12 Bit 1 GS/s射频采样的流水线模数转换器设计[J]. 电子与封装, 2018, 18(6): 17-21.