[1] DODD P E, MASSENGILL L W. Basic mechanisms and modeling of single-event upset in digital microelectronics[J]. IEEE Transactions on Nuclear Science, 2003, 50(3): 583-602. [2] GADLAGE M J, SCHRIMPF R D, BENEDETTO J M, et al. Single event transient pulse widths in digital microcircuits[J]. IEEE Transactions on Nuclear Science, 2004, 51(6): 3285-3290. [3] MAHATME N N. Comparison of combinational and sequential error rates and a low overhead technique for single event transient mitigation[D]. Nashville: Vanderbilt University, 2011. [4] DIEHL S E, VINSON J E, SHAFER B D, et al. Considerations for single event immune VLSI logic[J]. IEEE Transactions on Nuclear Science, 1983, 30(6): 4501-4507. [5] AHLBIN J R, BLACK J D, MASSENGILL L W, et al. C-CREST technique for combinational logic SET testing[J]. IEEE Transactions on Nuclear Science, 2008, 55(6): 3347-3351. [6] MAHATME N N, JAGANNATHAN S, LOVELESS T D, et al. Comparison of combinational and sequential error rates for a deep submicron process[J]. IEEE Transactions on Nuclear Science, 2011, 58(6): 2719-2725. [7] BENEDETTO J, EATON P, AVERY K, et al. Heavy ion-induced digital single-event transients in deep submicron processes[J]. IEEE Transactions on Nuclear Science, 2004, 51(6): 3480-3485. [8] NARASIMHAM B, RAMACHANDRAN V, BHUVA B L, et al. On-chip characterization of single-event transient pulse widths[J]. IEEE Transactions on Device and Materials Reliability, 2006, 6(4): 542-549. [9] 于俊庭. 体硅FinFET器件单粒子瞬态若干关键影响因素研究[D]. 长沙:国防科学技术大学, 2017. [10] 周昕杰,陈瑶,花正勇,等. TCAD结合SPICE的单粒子效应仿真方法[J]. 电子与封装, 2019, 19(4): 32 -35. |