[1] STIEBING M, VOGEL D, STELLER W, et al. Challenges in the reliability of 3D integration using TSVs[C]//2015 16th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems, 2015.、 [2] MARINISSEN E J. Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs[C]//2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2012. DOI:10.1109/DATE.2012.6176689. [3] 刘汉诚,秦飞,曹立强. 三维电子封装的硅通孔技术: Through-silicon vias for 3D integration[M].北京:化学工业出版社,2014. [4] 杨志清, 潘中良. 三维集成电路中TSV的热特性研究[J]. 半导体光电, 2019, 40(6): 820-825. [5] HWANG C G. New paradigms in the silicon industry[C]//2006 International Electron Devices Meeting, 2006. [6] 郝继山, 向伟玮. 微系统三维异质异构集成与应用[J]. 电子工艺技术, 2018, 39(6): 317-321. [7] 刘若冰, 曹赞, 张大成, 等. MEMS领域新国际提案综述[J]. 标准科学, 2022(S1): 229-232. [8] HOSSEINIAN E, THEILLET P O, PIERRON O N. Temperature and humidity effects on the quality factor of a silicon lateral rotary micro-resonator in atmospheric air[J]. Sensors and Actuators A: Physical, 2013, 189: 380-389. [9] KIM B, PARK W T. MEMS packaging[M]. Encyclopedia of Nanotechnology. Dordrecht: Springer Netherlands, 2016: 2019-2028. [10] 梁亨茂. 基于晶圆键合的MEMS圆片级封装研究综述[J]. 电子与封装, 2022, 22(12): 5-13. [11] 王成君, 胡北辰, 杨晓东, 等. 3D集成晶圆键合装备现状及研究进展[J]. 电子工艺技术, 2022, 43(2): 63-67. [12] 刘泽翰, 康汝燕, 程鹏鹏, 等. 晶圆低温直接键合技术研究进展[J]. 半导体光电, 2021, 42(5): 603-609. [13] 陈全胜, 罗纳德 J 古特曼, L 拉斐尔 赖夫. 晶圆级3D IC工艺技术[M].北京:中国宇航出版社, 2016. [14] 武春晖, 暴翔, 王涛, 等. 高真空环境下晶圆对准视觉成像及数据传输技术[J]. 电子工艺技术, 2022, 43(3): 149-152. [15] FAN J H, LU S, ZOU J X, et al. High-precision wafer bonding alignment mark using moiré fringes and digital grating[J]. Micromachines, 2022, 13(12): 2159. [16] 杨震, 吕琳, 周曙华, 等. 晶圆键合对准装置: 中国, CN217387115U[P]. 2022-09-06. [17] PANIGRAHI A K, BONAM S, GHOSH T, et al. Low temperature, low pressure CMOS compatible Cu-Cu thermo-compression bonding with Ti passivation for 3D IC integration[C]//2015 IEEE 65th Electronic Components and Technology Conference (ECTC), 2015: 2205-2210. [18] DRAGOI V, BURGGRAF J, KURZ F, et al. 3D integration by wafer-level aligned wafer bonding[C]//2015 International Semiconductor Conference (CAS), 2015: 85-188. [19] VAN ZEIJL H W, SARRO P M. Alignment and overlay characterization for 3D integration and advanced packaging[C]//2009 11th Electronics Packaging Technology Conference, 2009: 447-451. [20] 鲁沛昕, 杨开明, 鲁森, 等. 用于晶圆键合的对准标记定位算法[J]. 仪器仪表学报, 2021, 42(11): 220-229. [21] 张银. 一种晶圆卡盘、键合设备、晶圆位置的调整方法及系统: 中国, CN110718497A[P]. 2020-01-21. [22] 晶圆真空载具以及晶圆真空吸附系统: 中国,CN210575887U[P]. 2020-05-19. [23] 王颖, 王春水, 马占锋, 等. 堆叠式多对晶圆键合装置及键合方法: 中国, CN110444508A[P]. 2019-11-12. [24] 孟文钱, 刘淼, 田然. 卡盘及采用所述卡盘的键合设备: 中国,CN212967659U[P]. 2021-04-13. [25] 赵志远.晶圆键合设备: 中国,CN115116900A[P]. 2022-09-27 [26] KHAN M A, TRIMBY P W, LIU H W, et al. On the metallic bonding of GaN-based vertical light-emitting diode[J]. Materials Science in Semiconductor Processing, 2017, 63: 237-247. |