中国电子学会电子制造与封装技术分会会刊

中国半导体行业协会封测分会会刊

无锡市集成电路学会会刊

导航

电子与封装

• 封装、组装与测试 •    下一篇

光电共封装技术发展及TSV工艺优化

张冠男,周亦康,郑凯   

  1. 北方集成电路技术创新中心(北京)有限公司,北京  100176
  • 收稿日期:2025-11-06 修回日期:2026-02-03 出版日期:2026-02-09 发布日期:2026-02-09
  • 通讯作者: 周亦康

Development of CPO and Optimization of TSV Process

ZHANG Guannan, ZHOU Yikang, ZHENG Kai   

  1. Semiconductor Technology Innovation Center (Beijing) Corporation, Beijing 100176, China
  • Received:2025-11-06 Revised:2026-02-03 Online:2026-02-09 Published:2026-02-09

摘要: 在人工智能、高性能计算和超大规模数据中心的需求驱动下,“铜退光进”已成为不可逆转的趋势。光电共封装技术(CPO)基于先进封装技术,将光模块和电芯片共同封装在同一封装体内,缩短了光模块和电芯片之间的互连长度,减小了寄生效应,具有宽频带、抗电磁干扰、低传输损耗和低功耗等明显优势。CPO技术是突破后摩尔时代算力与能效瓶颈的关键路径。本文梳理了基于2.5D和3D先进封装技术的CPO优缺点,重点分析了3D CPO中硅通孔(TSV)所面临的工艺挑战,针对性提出了相应的工艺改进方法,为后续3D CPO技术发展和TSV制造工艺优化提供了参考。

关键词: 光电共封装CPO, 先进封装, 硅通孔TSV, 硅光模块

Abstract: Driven by the demands of artificial intelligence, high-performance computing, and hyper-scale data centers, the trend of "copper fading and fiber advancing" has become irreversible. Co-packaging of optoelectronics (CPO) technology, based on advanced packaging technology, co-encapsulates optical modules and electrical chips within the same package, shortening the interconnection length between them and reducing parasitic effects. It offers significant advantages such as wide bandwidth, electromagnetic interference resistance, low transmission loss, and low power consumption. CPO technology is a key path to break through the bottleneck of computing power and energy efficiency in the post-Moore era. This paper reviews the advantages and disadvantages of CPO packaging technology based on 2.5D and 3D advanced packaging technologies. It focuses on analyzing the process challenges faced by through-silicon via (TSV) in 3D CPO packaging technology, proposes corresponding process improvement methods, and provides references for the subsequent development of 3D CPO technology and optimization of TSV manufacturing processes.

Key words: co-packaged optics, advanced packaging, TSV, silicon photonic module