中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

导航

电子与封装 ›› 2022, Vol. 22 ›› Issue (9): 090305 . doi: 10.16257/j.cnki.1681-1070.2022.0913

• 电路与系统 • 上一篇    下一篇

加速Flash系列FPGA芯片功能验证方法

胡 凯1;丛红艳2;闫 华2;张艳飞2;李 涌2   

  1. 1.中科芯集成电路有限公司,江苏 无锡 214072;2.中微亿芯有限公司,江苏 无锡 214072
  • 收稿日期:2022-02-22 出版日期:2022-09-22 发布日期:2022-05-09
  • 作者简介:胡凯(1984—),男,江苏常州人,硕士,高级工程师,现从事集成电路设计及产业化工作。

Accelerated Integration Verification Method for Flash SeriesFPGA Chips

HU Kai1, CONG Hongyan2, YAN Hua2, ZHANG Yanfei2, LI Yong2   

  1. 1. ChinaKey System & Integrated Co., Ltd., Wuxi 214072, China;
  • Received:2022-02-22 Online:2022-09-22 Published:2022-05-09

摘要: 提出了一种加速闪存(Flash)系列现场可编程门阵列(FPGA)芯片功能验证方法。通过解析全配置位流,得到帧数据与svf文件的映射关系,根据验证用例赋值相应的配置位流,大大减少了大规模FPGA全芯片功能验证的配置时间,加速了仿真的速度,提高了仿真验证效率。该方法已成功应用于Flash系列FPGA芯片电路功能验证工程实践中。

关键词: 功能验证, 配置码流, 验证用例

Abstract: An accelerated integration verification method for Flash series field programmable gate array (FPGA) chips is proposed. The implementation of this method is to obtain the mapping relationship between frame data and svf files by analyzing the full configuration bit stream, and assign the corresponding configuration bit stream according to the test case. The configuration time of large-scale FPGA full chip integration verification is greatly reduced, the simulation speed is accelerated, and the simulation efficiency is improved. This method has been successfully applied to the circuit function verification engineering of Flash series FPGA chips.

Key words: function verification, configuration bitstream, test case

中图分类号: