中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

导航

电子与封装 ›› 2023, Vol. 23 ›› Issue (7): 070204 . doi: 10.16257/j.cnki.1681-1070.2023.0091

• 封装、组装与测试 • 上一篇    下一篇

基于电源分配网络仿真确定封装电容的方法

徐小明;纪萍;朱国灵;季振凯   

  1. 无锡中微亿芯有限公司,江苏 无锡? 214072
  • 收稿日期:2022-07-19 出版日期:2023-07-26 发布日期:2023-07-26
  • 作者简介:徐小明(1983—),男,内蒙古通辽人,硕士,工程师,主要从事IC封装及仿真工作。

Determination of Packaging Capacitance Based on Power Distribution Network Simulation

XU Xiaoming, JI Ping, ZHU Guoling, JI Zhenkai   

  1. East Technology, Inc., Wuxi 214072, China
  • Received:2022-07-19 Online:2023-07-26 Published:2023-07-26

摘要: 在FPGA、CPU、GPU、DSP等产品的封装设计中,不仅需要考虑信号的完整性,还需要考虑电源分配网络。集成电路封装会增加芯片电源网络的电感,导致芯片性能下降,影响器件的质量。由于封装空间的限制与基板阻抗的要求,在封装基板上贴装符合设计的去耦电容以降低阻抗,对满足芯片性能要求至关重要。采用SIwave与ADS等软件工具对配电网络进行仿真,通过时域和频域两种分析方法可快速确定整个供电网络是否满足芯片的供电需求。

关键词: 电源分配网络, SIwave, ADS, 封装电容, 球形栅格阵列(BGA)封装

Abstract: In the packaging design of products such as FPGA, CPU, graphic processing unit (GPU) and digital signal processing (DSP), not only the integrity of the signal needs to be considered, but also the power distribution network needs to be considered. Integrated circuit packaging can increase the inductance of the chip power network, leading to a decrease in chip performance and affecting the quality of the device. Due to the limitation of packaging space and the requirements of substrate impedance, it is critical to meet the chip performance requirements to mount a designed decoupling capacitor on the packaging substrate to reduce the impedance. SIwave and ADS and other software tools are used to simulate the distribution network, both time-domain and frequency-domain analysis methods can quickly locate whether the entire power supply network meets the power supply needs of the chip.

Key words: power distribution network, SIwave, ADS, package capacitor, ball grid array(BGA)

中图分类号: