Flash型FPGA内嵌BRAM测试技术研究

doi:10.16257/j.cnki.1681-1070.2023.0172

电子与封装 ›› 2023, Vol. 23 ›› Issue (12): 120103 . doi: 10.16257/j.cnki.1681-1070.2023.0172

所属专题： ICTC 2023(集成电路测试大会)

• ICTC 2023(集成电路测试大会)专题 • 上一篇下一篇

Flash型FPGA内嵌BRAM测试技术研究

雷星辰^1,2;季伟伟²;陈龙²;韩森²

1. 电子科技大学深圳高等研究院，广东深圳? 518110；2. 中国电子科技集团公司第五十八研究所，江苏无锡? 214035

收稿日期:2023-09-06 出版日期:2023-12-20 发布日期:2023-12-20
作者简介:雷星辰（1997—），男，陕西渭南人，硕士研究生，主要研究方向为集成电路测试及可测性设计技术。

Research on Test Technology of Embedded BRAM in Flash-Based FPGA

LEI Xingchen^{1, 2}, JI Weiwei², CHEN Long², HAN Sen²

1. Shenzhen Institute for Advanced Study, University of Electronic Science and Technology of China, Shenzhen 518110,China; 2. China Electronics Technology Group Corporation No.58 Research Institute, Wuxi 214035, China

Received:2023-09-06 Online:2023-12-20 Published:2023-12-20

摘要/Abstract

摘要： Flash型FPGA由于具有高可靠性、卓越的安全性和即插即用的功能，被广泛应用于军事及航空航天领域。Flash型FPGA的内部结构复杂而庞大，因此研究其测试技术的可靠性和准确性至关重要。块随机存储器（BRAM）作为FPGA内部重要的存储模块，在传统测试中存在故障覆盖率较低的问题。为了扩大故障覆盖范围，对March C+算法进行了改进，优化后算法对写干扰故障（WDF）、写破坏耦合故障（CFwd）、干扰耦合故障（CFds）和字内耦合故障的检测能力得到了显著提高。结果表明，优化后的算法相较于March C+算法，其故障覆盖率提高了25个百分点，且与时间复杂度相同的March SS算法相比，其故障覆盖率提高了5.8个百分点。

关键词: Flash型FPGA, MarchC+算法, BRAM

Abstract: Flash-based FPGAs are widely used in military and aerospace fields due to their high reliability, excellent security and plug-and-play functionality. Internal structures of Flash-based FPGAs are complex and bulky, so it is crucial to study the reliability and accuracy of their test technologies. Block random access memory (BRAM), as an important internal storage module of FPGA, has the problem of low fault coverage in traditional tests. In order to expand the coverage of faults, the March C+ algorithm is improved, and the optimized algorithm significantly improves the detection ability of write disturb fault (WDF), write destructive coupling fault (CFwd), disturb coupling fault (CFds) and intra-word coupling fault. The results show that the optimized algorithm improves the fault coverage by 25 percentage points compared to the March C+ algorithm and by 5.8 percentage points compared to the March SS algorithm with the same time complexity.

Key words: Flash-based FPGA, March C+ algorithm, BRAM

中图分类号:

TN402

雷星辰,季伟伟,陈龙,韩森. Flash型FPGA内嵌BRAM测试技术研究[J]. 电子与封装, 2023, 23(12): 120103 .

LEI Xingchen, JI Weiwei, CHEN Long, HAN Sen. Research on Test Technology of Embedded BRAM in Flash-Based FPGA[J]. Electronics & Packaging, 2023, 23(12): 120103 .

[1]	吴楚彬,高宏,马金龙,张章. 适用于Flash型FPGA的宽范围输出负压电荷泵设计[J]. 电子与封装, 2024, 24(7): 70303-.
[2]	江燕, 贺春燕, 曹正州, 张艳飞, 徐玉婷, 涂波, 刘国柱. 用于Flash型FPGA的电流读出电路^*[J]. 电子与封装, 2023, 23(4): 40301-.
[3]	丛红艳，闫华，胡凯，张艳飞. 一种基于Scanchain的Block RAM的MBIST设计方法[J]. 电子与封装, 2016, 16(4): 21-23.

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

Flash型FPGA内嵌BRAM测试技术研究

Research on Test Technology of Embedded BRAM in Flash-Based FPGA

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 3

编辑推荐

Metrics

本文评价