中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

导航

电子与封装 ›› 2024, Vol. 24 ›› Issue (5): 050304 . doi: 10.16257/j.cnki.1681-1070.2024.0061

• 电路与系统 • 上一篇    下一篇

国产FPGA高速串行接口误码率测试软件设计

李卿,段辉鹏,惠锋   

  1. 无锡中微亿芯有限公司,江苏 无锡 214072
  • 收稿日期:2023-11-21 出版日期:2024-05-27 发布日期:2024-05-27
  • 作者简介:李卿(1984—),女,江苏徐州人,硕士,高级工程师,现从事EDA工具软件的设计与开发。

Software Design of High-Speed Serial Interface Error Ratio Test Based on Domestic FPGA

LI Qing, DUAN Huipeng, HUI Feng   

  1. WuXi Esiontech Co., Ltd., Wuxi 214072, China
  • Received:2023-11-21 Online:2024-05-27 Published:2024-05-27

摘要: 随着内嵌高速串行接口FPGA的广泛应用,其信号质量的监测变得极为重要。设计了一种基于国产FPGA芯片的高速串行接口误码率测试软件,采用软核实现高速串行接口误码率统计、属性动态重配置,利用上位机软件进行实时监测,有效地提高了测试效率。通过实际用例详述了软件进行误码率测试的方法与步骤,进而验证了该软件测试的有效性。研究结果表明,该软件具有较好的用户体验度、较高的测试效率,对FPGA国产化进程起到了积极的推动作用。

关键词: FPGA, 高速串行接口, 误码率

Abstract: With the widespread use of the FPGA with embedded high-speed serial interface, the monitoring of signal quality becomes extremely important. A high-speed serial interface error ratio test software based on domestic FPGA chip is designed, which uses a soft core to achieve high-speed serial interface error ratio statistics and dynamical reconfiguration of attributes, and real-time monitoring by using host computer software, thus effectively improving the test efficiency. The method and steps for the software to perform error ratio test are detailed through practical example, and the validity of the software test is verified. The research results indicate that the software can provide a good user experience and high test efficiency, and plays a positive role in promoting the localization process of FPGA.

Key words: FPGA, high-speed serial interface, error ratio

中图分类号: