[1]Hu T, Dong S, Jin H, et al.A double snapback SCR ESD protection scheme for 28 nm CMOS process[J].Microelectronics Reliability,2018,84:20-25.
[2]Song B B, Do K I, Koo Y S.SCR-based ESD protection using a penta-well for 5 V applications[J].IEEE Journal of the Electron Devices Society,2018,PP(99):1-1.
[3]Semenov O, Sarbishaei H, Sachdev M.ESD protection device and circuit design for advanced CMOS technologies[M].Springer Science & Business Media B V,2008.
[4]祁树锋,杨洁,刘红兵, 等.ESD 对微电子器件造成潜在性失效的研究综述[J].军械工程学院学报,2006,18(5):27-31.
[5]Issaq Memll.ESD design methodology[C].Proceedings of the EOS/ESD Symposium,1993:233-237
[6]毕秀文.高压集成电路的ESD 防护器件设计与研究[D].无锡:江南大学,2016.
[7]Hou F,Liu N,Liu J,et al.A novel dual-SCR ESD protection structure in 0.35 μm SiGe BiCMOS process[C].IEEE International Nanoelectronics Conference.IEEE,2016:1-2.
[8]Lin C Y,Chen C Y.Resistor-triggered SCR device for ESD protection in high-speed I/O interface circuits [J].IEEE Electron Device Letters,2017,38(6):712-715.
[9]Loayza J, Guitard N, Allard B, et al.Simulation,characterization and implementation of a new SCR-based device with a turn-off capability for EOS-immune ESD power supply clamps in advanced CMOS technology nodes[J].Microelectronics Reliability,2018,85:176-189.
[10]Chen W Y, Ker M D, Jou Y N, et al.Source-side engineering to increase holding voltage of LDMOS in a 0.5-m 16-V BCD technology to avoid latch-up failure[C].IEEE Proceedings of 16th IPFA,2009:41-44.
[11]Won J I,Shin S,Ha K Sa,et al.The novel SCR-based ESD protection device with high holding voltage[C].Circuits and Systems, 2009.ISCAS 2009.IEEE International Symposium on,2009:1779-1782.
[12]Mergens M P J, Russ C C, Verhaege K G, et al.High holding current SCRs (HHI-SCR)for ESD protection and latch-up immune IC operation[J].Microelectronics Reliability,2003,43(7):10-17.
[13]梁海莲.集成电路高压ESD 防护器件的研究[D].无锡:江南大学,2014. |