[1]陈科全,唐鹤,郑炯卫,等. 12位单斜ADC的设计[J]. 电子与封装,2018,18(8):13-16.
[2]谭萍,高博,龚敏,等. —种12位84 dB无杂散动态范围的高精度低功耗SAR ADC[J]. 电子与封装,2018,18 (7):16-21.
[3]ROS A, LA J M D, RíO R D. CMOS Sigma-Delta converters: practical design guide[M]. Chichester: John Wiley & Sons Ltd., 2013.
[4]PROAKIS J G,MANOLAKIS D G. 数字信号处理——原理、算法与应用(第四版)[M].方艳梅,刘永清,梁小萍,等译. 北京: 电子工业出版社, 2014.
[5]黄博志. 12位Sigma-Delta模数转换器的降采样滤波器设计[J]. 电子与封装,2014,14(10):25-29.
[6]CANDY J C. A use of double integration in sigma-delta modulation[J]. IEEE Transactions on Communications, 1985,33:249-258.
[7]NORSWORTHY S R, SCHREIER R, TEMES G C. Delta- Sigma data converters: theory, design and simulation[M].New York: The Institute of Electrical and Electronics Engineers, Inc., 1997.
[8]REBESCHINI M, BAVEL N R, RAKERS P, et al. A 16-b 160 kHz CMOS A/D converter using Sigma-Delta modulation[J].IEEE Journal of Solid-State Circuits, 1990,25:431–440.
[9]KAREMA T, RITONIEMI T, TENHUNEN H. An oversampled Sigma-Delta A/D converter circuit using two-stage fourth order modulator[C]. Proceedings of the IEEE International Symposium on Circuits and Systems, 1990.
[10]VLEUGELS K, RABII S, WOOLEY B A. A 2.5-V Sigma- Delta modulator for broadband communications applications[J].IEEE Journal of Solid-State Circuits, 2001,36:1887-1899.
[11]FUJIMORI I, LONGO L, HAIRAPETIAN A, et al. A 90-dB SNR2.5-MHz output-rate ADC using cascaded multibit Delta-Sigma modulation at 8×oversampling ratio[J]. IEEE Journal Solid-State Circuits, 2000,35:1820-1828.
[12]HURRAH N N, JAN Z, BHARDWAJ A, et al. Oversampled Sigma Delta ADC decimation filter: design techniques, challenges, tradeoffs and optimization[C]. International Conference on Recent Advances in Engineering & Computational Sciences. IEEE, 2016.
[13]HOGENAUER E B. An economical class of digital filters for decimation and interpolation[J]. IEEE Transactions on Acoustics, Speech and Signal Processing, 1981,29(2):155-162. |