[1]J L McCreary,P R Gray.All-MOS charge redistribution analog-to-digital conversion techniques—Part I[J].IEEE J.Solid-State Circuits,1975,10（12）:371-378.
[2]Z Cao,S Yan,Y Li.A 32 mW 1.25 GS/s 6 b 2 bit/step SAR ADC in 0.13 μm CMOS[J].IEEE J.Solid-State Circuits,2009:862-873.
[3]H Wei,C-H Chan,U Chiao,S W Sin.An 8-b 400-MS/s 2-b-per-cycleSARADCwithresistiveDAC[J].IEEEJ.Solid-State Circuits,2012:2763-2772.
[4]T Jiang,W Liu,F Y Zhong,C Zhong,K Hu,P Y Chiang.A single-channel,1.25-GS/s,6-bit,6.08-mW asynchronous successive-approximation ADC with improved feedback delay in 40 nm CMOS[J].IEEE J.Solid-State Circuits,2012:2444-2453.
[5]V Tripathi,B Murmann.An 8-bit 450-MS/s Single-Bit/Cycle SAR ADC in 65 nm CMOS[J].ESSCIRC,Sep.2013:117-120.
[6]C-C Liu,S-J Chang,G-Y Huang,Y-Z Lin.A 0.92 mW 10-bit 50-MS/s SAR ADC in 0.13 μm CMOS Process[J].Symp on VLSI Circuits,2009:236-237.
[7]M Abbas,etc.Clocked comparatorforhigh-speed applications in 65 nm technology[C].IEEE Asia Solid-State Circuits Conf,2010:1-4.
[8]B Wicht,T Nirschl,D Schmitt-Landsiedel.Yield and speed optimization of a latch-type voltage sense amplifier[J].IEEE J.Solid-State Circuits,2004:1148-1158.
[9]J-H Tsai,Y-J Chen,M-H Shen,P-C Huang.A 1-V,8b,40MS/s,113 μW Charge-Recycling SAR ADC with a 14 μW Asynchronous Controller[J].Symp.on VLSI Circuits,2011:264-265.
[10]Wen-LanWu,Yan Zhu,Li Ding,Chi-Hang Chan,UFatChio,Sai-WengSin,U Seng-Pan,RuiPaulo Martins.A 0.6 V 8 b 100 MS/s SAR ADC with minimized DAC capacitance and switching energy in 65 nmCMOS[C].ProceedingsofIEEE InternationalSymposium On Circuitsand Systems,ISCAS,2013:2239-2242.
[11]K Ragab,N Sun.A 1.4 mW 8 b 350 MS/s Loop-Unrolled SAR ADC with Background Offset Calibration in 40 nm CMOS[C].ESSCIRC Conference,2016:417-420. |
