[1] TITUS J L. An updated perspective of single event gate rupture and single event burnout in power MOSFETs[J].IEEE Trans. on Nuclear Science, 2013, 60(3): 1912-1928. [2] TITUS J L, WHEATLEY C F. Experimental studies of single-event gate rupture and burnout in vertical powers MOSFETs[J]. IEEE Transactions on Nuclear Science, 1996, 43(2):533-545. [3] 刘文平.硅半导体器件辐射效应及加固技术[M].北京:科学出版社,2013. [4] WROBEL T F, Coppage G L, HASH G L, et al. Current induced avalanche in epitaxial structures[J].IEEE Trans. on Nuclear Science, 1985, 32(6): 3991-3995. [5] LIU S, BODEN M, GIRDHAR D A, et al. Single-event burnout and avalanche characteristics of power DMOSFETs[J].IEEE Trans. on Nuclear Science, 2006, 53(6): 3379-3385. [6] LUTZ J, SCHLANGENOTTO H, SCHEUERMANN U, et al. Semiconductor power devices: Physics, characteristics, reliability[M].卞抗,杨莺,刘静,译. 北京:机械工业出版社,2013. [7] LIU S, TITUS J L, BODEN M. Effect of buffer layer on single-event burnout of power DMOSFETs[J].IEEE Trans. on Nuclear Science, 2007, 54(6): 2554-2560. [8] 高一星,胡冬青,贾云鹏,等. 功率MOSFET抗SEB能力的二维数值模拟[J]. 电力电子技术, 2012,46(1): 114-116. [9] JIA YP, SU HY, JIN R, et al. Simulation study on single event burnout in linear doping buffer layer engineered power VDMOSFET[J]. Journal of Semiconductors, 2016, 37(2): 94-97. [10] 张小林,严晓洁,唐昭焕. 功率VDMOS器件的SEB致SEGR效应研究[J]. 微电子学, 2020,50(3):416-420. [11] MULLER R S, KAMINS T I, CHAN M S. Device electronics for integrated circuit[M].王燕,张莉,译. 北京:电子工业出版社,2004. |