中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

导航

电子与封装 ›› 2022, Vol. 22 ›› Issue (7): 070202 . doi: 10.16257/j.cnki.1681-1070.2022.0706

• 封装、组装与测试 • 上一篇    下一篇

基于亿门级UltraScale+架构FPGA的单粒子效应测试方法

谢文虎;郑天池;季振凯;杨茂林   

  1. 无锡中微亿芯有限公司,江苏 无锡 ?214072
  • 收稿日期:2021-12-12 出版日期:2022-07-28 发布日期:2022-01-27
  • 作者简介:谢文虎(1988—),男,江西抚州人,硕士,工程师,主要研究方向为SRAM型FPGA测试与应用。

Single Event Effect Testing Method Based on Billion-GateUltraScale+Architecture FPGA

XIE Wenhu, ZHENG Tianchi, JI Zhenkai, YANG Maolin   

  1. Wuxi EsiontechCo., Ltd., Wuxi 214072, China
  • Received:2021-12-12 Online:2022-07-28 Published:2022-01-27

摘要: UltraScale+架构FPGA采用16 nm FinFET工艺,功耗低且性能高,但存在粒子翻转阈值下降及多位翻转增多等风险。基于线性能量传输(LET)等效机理,选取7Li3+19F935Cl11,14+48Ti10,15+74Ge11,20+127I15,25+181Ta、209Bi 8种重离子进行直接电离单粒子试验,建立单粒子闩锁(SEL)、翻转阈值、翻转截面及多位翻转的测定方法。结合LET通量及FinFET结构下的注射倾角,搭建甄别单位翻转及多位翻转的识别算法,能够实时处理并实现粒子翻转状态及多位翻转数据的可视化监控。所涉及的单粒子效应(SEE)分析方法能够较为全面地评估该电路的抗辐照特性。

关键词: FinFET, SRAM型FPGA, 单粒子效应, 多位翻转, 抗辐照测试

Abstract: The UltraScale+ architecture FPGA of 16 nm FinFET process has low power consumption and high performance, but there are risks such as the decrease of single event upset threshold and the increase of multi bit upset. Based on the linear energy transfer (LET) equivalent mechanism, eight heavy ions, namely 7Li3+, 19F9, 35Cl11,14+, 48Ti10,15+, 74Ge11,20+, 127I15,25+, 181Ta, 209Bi, are selected for direct ionization single event experiment. The measurement methods of single event latch (SEL), upset threshold, upset section and multi bit upset are established. Combined with the LET flux and the injection angle under the FinFET structure, the recognition algorithm for identifying single bit upset and multi bit upset is built, which can process and realize the visual monitoring of event upset status and multi bit upset data in real time. The single event effect analysis method involved can comprehensively evaluate the irradiation resistance properties of the circuit.

Key words: FinFET, SRAM FPGA, single event effect, multi bit upset, irradiation resistance test

中图分类号: