基于静态随机存取存储器型FPGA的测试技术发展*

doi:10.16257/j.cnki.1681-1070.2021.0107

摘要/Abstract

摘要： 可编程逻辑门阵列（FPGA）技术迅速发展，广泛应用于各种电子系统中，与此同时，对FPGA测试的需求也日益增多。针对FPGA的测试方法和特性进行综述研究，给出了测试对象FPGA的分类，根据FPGA的类型特点说明其测试重点，并着重介绍了目前应用最广泛的基于静态随机存取存储器（SRAM）型FPGA的内部资源结构。重点针对SRAM型FPGA，对相应的现有测试方法进行了分类与特性分析。最后对测试技术的发展方向进行了展望。

关键词: FPGA测试, SRAM型FPGA, 内建自测试, 应用相关测试

Abstract: With the rapid development of programmable logic gate array (FPGA) technology and its wide application in various fields, the demand of FPGA testing is increasing, so the recent research on FPGA testing were summarized. Different types of FPGA were introduced according to their respective characteristics and their internal resource structure. It focused on the demonstration of SRAM-based FPGAs. Moreover, existing test methods and technologies on SRAM-based FPGA were analyzed and summarized. Furthermore, the prospect of FPGA testing technology was provided.

Key words: FPGAtesting, SRAM-basedFPGA, built-inselftest, application-dependenttesting

中图分类号:

TP331.2
TN47

张颖,毛志明,陈鑫. 基于静态随机存取存储器型FPGA的测试技术发展^*[J]. 电子与封装, 2021, 21(1): 010204 .

ZHANG Ying, MAO Zhiming, CHEN Xin. Progress of Static Random Access Memory-basedFPGA testing[J]. Electronics & Packaging, 2021, 21(1): 010204 .

参考文献

[1] 杨海钢,孙嘉斌,王慰.FPGA器件设计技术发展综述[J].电子与信息学报,2010,32(3):714-727.
[2] 耿爽.一种基于反熔丝结构的FPGA测试技术研究[J].微处理机,2014(2):13-14,18.
[3] 马金龙,卢礼兵.基于反熔丝的FPGA的测试方法[J].微电子学与计算机,2016,33(8):168-172.
[4] 陈晨,徐微,张善从.Flash型FPGA单粒子效应测试系统设计[J].电子测量技术,2014,37(9):70-78.
[5] 杨振雷,王晓辉,苏弘,等.一种Flash型FPGA单粒子效应测试方法设计及验证[J].核技术,2015,38(2):37-43.
[6] WANG J, Dsilva D, Rezzak N, et al. Single event effects testing on the SERDES, fabric flip-flops and PLL in a radiation-hardened flash-based FPGA-RT4G150[C]. 2016 IEEE Radiation Effects Data Workshop (REDW), Portland, OR, USA, 2016: 1-6.
[7] 罗俊杰.FPGA故障检测方法研究及软件实现[D].合肥：中国科学院大学,2015.
[8] Xilinx Inc. Virtex-II platform FPGAs: complete data sheet[EB/OL].( 2014-04-07) [2020-08-10]. https://china.xilinx.com/search/site-keyword-search.html#q=DS031.
[9] HUANG W K, MEYER F J, LOMBARDI F. Array-based testing of FPGAs: architecture and complexity[C]. 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon, Austin, TX, USA, 1996：249-258.
[10] HUANG W K, LOMBARDI F. An approach for testing programmable/configurable field programmable gate arrays[J]. Proceedings of 14th VLSI Test Symposium, Princeton, NJ, USA, 1996：450-455.
[11] HUANG W K, ZHANG M Y, MEYER F J, et al. A XOR-tree based technique for constant testability of configurable FPGAs[C]. Proceedings Sixth Asian Test Symposium (ATS'97), Akita, Japan, 1997：248-253.
[12] HUANG W K, MEYER F J, LOMBARDI F. Multiple fault detection in logic resources of FPGAs[C]. 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Paris, France, 1997：186-194.
[13] HUANG W K, MEYER F J, CHEN X T, et al. Testing configurable LUT-based FPGA's[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998, 6(2)：276-283.
[14] INOUE T, MIYAZAKI S, FUJIWARA H. Universal fault diagnosis for lookup table FPGAs[J]. IEEE Design & Test of Computers, 1998,15(1)：39-44.
[15] STROUD C, LEE E, KONALA S, et al. Using ILA testing for BIST in FPGAs[C]. Proceedings International Test Conference 1996. Test and Design Validity, Washington, DC, USA, 1996：68-75.
[16] STROUD C, KONALA S, CHEN P, et al. Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!)[C]. Proceedings of 14th VLSI Test Symposium, Princeton, NJ, USA, 1996：387-392.
[17] STROUD C, CHEN P, KONALA S, et al. Evaluation of FPGA resources for built-in self-test of programmable logic blocks[C]. Fourth International ACM Symposium on Field-Programmable Gate Arrays, Napa Valley, CA, USA, 1996：107-113.
[18] ABRAMOVICI M, STROUD C E. BIST-based test and diagnosis of FPGA logic blocks[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001, 9(1)：159-172.
[19] 郭德春,杨金孝,陈雷,等.一种基于JTAG的CLB内建自测试方法[J].微电子学与计算机,2011,28(5):194-196,200.
[20] JAHANIRAD H, KARAM H. BIST-based testing and diagnosis of LUTs in SRAM-based FPGAs[J]. Emerging Science Journal, 2018, 1(4)：216-225.
[21] XIANG Z J, WANG L H, WANG L L, et al. Carry chain test of Xilinx FPGA[C]. 2019 IEEE 2nd International Conference on Electronics and Communication Engineering (ICECE), Xi'an, China, 2019：240-243.
[22] ABRAMOVICI M, STROND C, HAMILTON C, et al. Using roving STARs for on-line testing and diagnosis of FPGAs in fault-tolerant applications[C]. International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), Atlantic City, NJ, USA, 1999：973-982.
[23] ABRAMOVICI M, STROUD C E, EMMERT J M. Online BIST and BIST-based diagnosis of FPGA logic blocks[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004,12(12)：1284-1294.
[24] EMMERT J M, STROUD C E, ABRAMOVICI M. Online fault tolerance for FPGA logic blocks[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007,15(2)：216-226.
[25] DUTT S, VERMA V, SUTHAR V. Built-in-Self-Test of FPGAs with provable diagnosabilities and high diagnostic coverage with application to online testing[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008,27(2)：309-326.
[26] JAHANIRAD H, KARAM H. BIST-based online test approach for SRAM-based FPGAs[C]. Electrical Engineering (ICEE), Iranian Conference on, Mashhad, 2018：178-183.
[27] RENOVELL M, FIGUERAS J, ZORIAN Y. Test of RAM-based FPGA: methodology and application to the interconnect[C]. Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125), Monterey, CA, USA, 1997：230-237.
[28] RENOVELL M, PORTAL J M, FIGUERAS J, et al. Testing the interconnect of RAM-based FPGAs[J]. IEEE Design & Test of Computers, 1998,15(1)：45-50.
[29] YU Y L, XU J, HUANG W K, et al. A diagnosis method for interconnects in SRAM based FPGAs [C]. Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259), Singapore, 1998：278-282.
[30] YU Y L, XU J, HUANG W K, et al. Diagnosing single faults for interconnects in SRAM based FPGAs[C]. Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198), Wanchai, Hong Kong, 1999: 283-286.
[31] MCCRACKEN S, ZILIC Z. FPGA test time reduction through a novel interconnect testing scheme[C]. Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays (FPGA ’02). Association for Computing Machinery, New York, NY, USA, 2002：136-144.
[32] 项传银,阮爱武,李文昌,等.基于故障映射的FPGA互连资源故障测试与定位[J].仪器仪表学报,2011,32(9):2010-2015.
[33] 马珂洁,包杰,周学功,等.基于局部重配置的FPGA互连测试诊断[J].计算机工程,2011,37(5):249-252.
[34] LIU P, XU N, HUI F. An automatic method for testing of FPGA routing resource[C]. 2018 2nd IEEE Advanced Information Management, Communicates, Electronic and Automation Control Conference (IMCEC), Xi'an, 2018：918-923.
[35] BAI R P, GUO H, WANG Z Z, et al. FPGA interconnect resources test based on a improved Ford-Fulkerson algorithm[C]. 2018 IEEE 4th Information Technology and Mechatronics Engineering Conference (ITOEC), Chongqing, China, 2018：251-258.
[36] BANIK S, ROY S, SEN B. Test configuration generation for different FPGA architectures for application independent testing[C]. 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID), Delhi, NCR, India, 2019：395-400.
[37] STROUD C, WIJESURIYA S, HAMILTON C, et al. Built-in self-test of FPGA interconnect[C]. Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270), Washington, DC, USA, 1998：404-411.
[38] SUN X L, XU J, CHAN B, et al. Novel technique for built-in self-test of FPGA interconnects[C]. Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159), Atlantic City, NJ, USA, 2000：795-803.
[39] STROUD C, LASHINSKY M, NALL J, et al. On-line BIST and diagnosis of FPGA interconnect using roving STARs[C]. Proceedings Seventh International On-Line Testing Workshop, Taormina, Italy, 2001：27-33.
[40] LIU J, SIMMONS S. BIST-diagnosis of interconnect fault locations in FPGA's[C]. CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436), Montreal, Quebec, Canada, 2003：207-210.
[41] TAHOORI M B, MITRA S. Application-independent testing of FPGA interconnects[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005,24(11)：1774-1783.
[42] SMITH J, XIA T, STROUD C. An automated BIST architecture for testing and diagnosing FPGA interconnect faults[J]. Journal of Electronic Testing,2006,22(3)：239-253.
[43] VAN DE GOOR A J, TLILI I B S. March tests for word-oriented memories[C]. Proceedings Design, Automation and Test in Europe, Paris, France, 1998：501-508.
[44] YOUN D, KIM T, PARK S. A microcode-based memory BIST implementing modified march algorithm[C]. Proceedings 10th Asian Test Symposium, Kyoto, Japan, 2001：391-395.
[45] CHEN Q K, MAHMOODI H, BHUNIA S, et al. Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005,13(11)：1286-1295.
[46] VAN DE GOOR A J, HAMDIOUI S, KUKNER H. Generic, orthogonal and low-cost march element based memory BIST[C]. 2011 IEEE International Test Conference, Anaheim, CA, 2011：1-10.
[47] GADDE P, NIAMAT M. FPGA memory testing technique using BIST[C]. 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), Columbus, OH, 2013：473-476.
[48] TSAI P C, WANG S J，CHANG F M. FSM-based programmable memory BIST with macro command[C]. 2005 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'05), Taipei, 2005：72-77.
[49] NOOR N Q M, YUSOF Y, SAPARON A. Low area FSM-based memory BIST for synchronous SRAM[C]. 2009 5th International Colloquium on Signal Processing & Its Applications, Kuala Lumpur, 2009：409-412.
[50] SAHA M, DAS B, SIKDAR B K. Periodic boundary cellular automata based test structure for memory[C]. 2017 IEEE East-West Design & Test Symposium (EWDTS), Novi Sad, 2017：1-6.
[51] ZHANG Z Q, LAI J M. An efficient method for testing multipliers of embedded DSPs in FPGA[C]. 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Hangzhou, 2016：695-697.
[52] XIANG Z J, XU D J. A built-in-self-test method for DCMs in Xilinx Virtex-4 FPGAs[C]. 2018 IEEE International Conference on Electronics and Communication Engineering (ICECE), Xi'an, China, 2018：51-54.
[53] 周涛. SRAM型FPGA的测试技术研究[D]. 成都：电子科技大学,2006.
[54] RENOVELL M, ZORIAN Y. Different experiments in test generation for XILINX FPGAs[C]. Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159), Atlantic City, NJ, USA, 2000：854-862.
[55] 薛宏,赵欣.FPGA测试技术研究[J].微处理机,2008(2)：11-14.
[56] 杨嵩. Virtex型FPGA的测试理论和方法研究[D].成都：电子科技大学,2011.
[57] 杨会平. 基于BIST的SRAM型FPGA测试技术研究[D].成都：电子科技大学,2012.
[58] XIE W K, ZHANG H B, ZHANG Q L. Testing FPGA devices on an automatic test equipment[C]. 2013 IEEE International Conference on Information and Automation (ICIA), Yinchuan, 2013：65-70.
[59] 杨超. 基于J750的Virtex-Ⅱ型FPGA测试[D].成都：电子科技大学,2018.
[60] ABRAMOVICI M, STROUD C. BIST-based delay-fault testing in FPGAs[C]. Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002), Isle of Bendor, France, 2002：131-134.
[61] GIRARD P, HERON O, PRAVOSSOUDOVITCH S, et al. BIST of delay faults in the logic architecture of symmetrical FPGAs[C]. Proceedings. 10th IEEE International On-Line Testing Symposium, Funchal, Madeira Island, Portugal, 2004：187-192.
[62] CHMELAF E. FPGA interconnect delay fault testing[C]. International Test Conference, 2003. Proceedings. ITC 2003., Charlotte, NC, USA, 2003：1239-1247.
[63] GIRARD P, HéRON O, PRAVOSSOUDOVITCH S, et al. An efficient BIST architecture for delay faults in the logic cells of symmetrical SRAM-based FPGAs[J]. Journal of Electronic Testing, 2006,22(2)：161-172.
[64] TAHOORI M B, MCCLUSKEY E J, RENOVELL M, et al. A multi-configuration strategy for an application dependent testing of FPGAs[C]. 22nd IEEE VLSI Test Symposium, 2004. Proceedings, Napa Valley, CA, USA, 2004：154-159.
[65] TAHOORI M. Application-dependent testing of FPGAs[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006,14(9)：1024-1033.
[66] 电子科技大学.一种应用相关型FPGA自动化测试配置方法：CN201610895371.X[P]. 2017-03-29.
[67] 罗毅. 动态可重构FPGA的电路测试技术研究[D].成都：电子科技大学,2009.
[68] TAHOORI M B. Application-dependent testing of FPGA interconnects[C]. Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems, Boston, MA, USA, 2003：409-416.
[69] KUMAR T N, LOMBARDI F. A novel heuristic method for application-dependent testing of a SRAM-based FPGA interconnect[J]. IEEE Transactions on Computers, 2013,62(1)：163-172.
[70] 张娜. 基于FPGA的故障检测与定位的容错机制的研究[D].北京：北京化工大学,2011.
[71] BANIK S, ROY S. Application dependent testing of FPGA interconnect using satisfiability modulo theory[C]. 2018 3rd International Conference for Convergence in Technology (I2CT), Pune, 2018：1-5.
[72] BANIK S, ROY S, SEN B. Application-dependent testing of FPGA interconnect network[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27(10)：2296-2304.
[73] SUBRAMANIAN S, LALA P K. On-line and off-line testable design of random access memories[C]. Records of the 1993 IEEE International Workshop on Memory Testing, San Jose, CA, USA, 1993：26-30.
[74] SHIRVANI P P, SAXENA N R, MCCLUSKEY E J. Software-implemented EDAC protection against SEUs[J]. IEEE Transactions on Reliability, 2000,49(3)： 273-284.
[75] 赵云富,华更新.一种存储器容错设计方法[J].空间控制技术与应用,2009,35(3):61-64.
[76] KRASNIEWSKI A. Application-dependent testing of FPGA delay faults[C]. Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium, Milan, Italy, 1999：260-267.
[77] MENON P R, XU W F, TESSIER R. Design-specific path delay testing in lookup-table-based FPGAs[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006,25(5)：867-877.
[78] TAHOORI M B, MITRA S. Application-dependent delay testing of FPGAs[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2007,26(3)：553-563.
[79] 北京大学. 面向应用的FPGA的延迟故障测试方法及系统：CN200910083717.6[P]. 2009-11-18.

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

基于静态随机存取存储器型FPGA的测试技术发展^*

Progress of Static Random Access Memory-basedFPGA testing

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 9

编辑推荐

Metrics

本文评价

[1]	解维坤, 白月芃, 季伟伟, 王厚军. 基于内建自测试电路的NAND Flash测试方法[J]. 电子与封装, 2023, 23(11): 110103-.
[2]	季振凯,杨茂林,于治. 基于16 nm FinFET工艺FPGA的低功耗PCIe Gen3性能研究[J]. 电子与封装, 2023, 23(11): 110204-.
[3]	柏娜,朱非凡,许耀华,王翊,陈冬. 基于通用异步收发器的高速SerDes测试[J]. 电子与封装, 2023, 23(10): 100203-.
[4]	曹正州,查锡文. 可变容量的高可靠Flash型FPGA配置存储器设计[J]. 电子与封装, 2023, 23(10): 100301-.
[5]	谢文虎;郑天池;季振凯;杨茂林. 基于亿门级UltraScale+架构FPGA的单粒子效应测试方法[J]. 电子与封装, 2022, 22(7): 70202-.
[6]	王　华. 基于ATE的FPGA测试技术研究和应用[J]. 电子与封装, 2018, 18(7): 12-15.
[7]	章慧彬. 测试成本的挑战及对策[J]. 电子与封装, 2018, 18(5): 5-7.
[8]	董宜平，谢达，宋林峰，周道逵. V4系列FPGA全局时钟缓冲器的内建自测试研究[J]. 电子与封装, 2017, 17(8): 8-12.
[9]	董宜平，谢文虎，李　光. 基于Virtex 4 FPGA的全覆盖二倍线内建自测试[J]. 电子与封装, 2017, 17(1): 19-23.