[1] LU J Q. 3-D hyperintegration and packaging technologies for micro-nano systems[J]. Proceedings of the IEEE, 2009, 97(1): 18-30. [2] DAS A N, MURTHY R, DAN O P, et al. A multiscale assembly and packaging system for manufacturing of complex micro-nano devices[J]. IEEE Transactions on Automation Science and Engineering, 2012, 9(1): 160-170. [3] 武俊齐,赖凡. 硅基异质集成技术发展趋势与进展[J]. 微电子学, 2020, 50(2): 65-69. [4] MENG J, DOUGLAS S T, DASGUPTA A. MEMS packaging reliability in board-level drop tests under severe shock and impact loading conditions–part i: Experiment[J]. Components, Packaging and Manufacturing Technology, IEEE Transactions on, 2016, 6(11): 1595-1603. [5] CHARLES H K. Tradeoffs in multichip module yield and cost with known good die probability and repair[J]. Microelectronics Reliability, 2001, 41(5): 715-733. [6] 杨晖. 后摩尔时代Chiplet技术的演进与挑战[J]. 集成电路应用, 2020, 37(5): 58-60. [7] JEONG J, LAIWALLA F, LEE J, et al. Conformal hermetic sealing of wireless microelectronic implantable chiplets by multilayered atomic layer deposition (ALD)[J]. Advanced Functional Materials, 2019, 29(5): 1806440.1-1806440.10. [8] 金湘亮,陈杰,郭晓旭,等. 基于IP核复用技术的SoC设计[J]. 半导体技术,2002, 27(4): 16-21. [9] FERNANDO P R, KATKOORI S, KEYMEULEN D, et al. Customizable FPGA IP core implementation of a general-purpose genetic algorithm engine[J]. IEEE Transactions on Evolutionary Computation, 2010, 14(1): 133-149. [10] MBIHI J, NNEME L N. Development of jump markovian dynamic models of low cost digital duty-cycle modulation drivers for target system-on-chip devices[J]. International Journal of Scientific Research in Computer Science Engineering and Information Technology, 2020: 364-372. [11] 赖凡,王守祥,何晋沪. 微系统技术创新发展策略研究[J]. 微电子学, 2015, 45(1): 81-87. [12] 茹茂,翟歆铎,白霖,等. 再布线圆片级封装板级跌落可靠性研究[J]. 半导体技术, 2013, 38(9): 84-90. [13] 姜利英,刘红敏,刘剑,等. Research on new biosensor for non-invasive detection of subcutaneous glucose [J]. 2008, 27(11): 53-56. [14] 朱恒静,张延伟,张伟,等. 微系统产品宇航应用可靠性保证关键技术[J]. 电子产品可靠性与环境试验, 2020, 38(5): 12-15. [15] 刘忆冰. 双龙腾云霄AMD EPYC及Ryzen Pro处理器的到来意味着什么?[J]. 微型计算机, 2017, 21: 18-21. [16] BROOKWOOD, N. EPYC(霄龙)处理器高能效CPU设计研究[J]. 中国集成电路, 2020, 29(11): 36-41. [17] KIM J, MURALI G, PARK H, et al. Architecture, chip, and package codesign flow for interposer-based 2.5-d chiplet integration enabling heterogeneous IP reuse[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 99: 1-14.
|