中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

导航

电子与封装 ›› 2019, Vol. 19 ›› Issue (12): 17 -22. doi: 10.16257/j.cnki.1681-1070.2019.1204

• 电路设计 • 上一篇    下一篇

一种改进的SPI 接口设计与实现

刘梦影,傅建军,刘云晶   

  1. 中科芯集成电路有限公司,江苏 无锡 214072
  • 收稿日期:2019-09-17 出版日期:2019-12-20 发布日期:2019-12-24
  • 作者简介:刘梦影(1991—),女,江苏江阴人,硕士学历,2016年毕业于南京航空航天大学控制工程专业,工程师,现从事IC设计工作。

Design and Implementation of an Improved SPI

LIU Mengying, FU Jianjun, LIU Yunjing   

  1. China Key System & Integrated Circuit Co., LTD. , Wuxi 214072, China
  • Received:2019-09-17 Online:2019-12-20 Published:2019-12-24

摘要: SPI总线系统是一种应用广泛的同步串行通信的外设接口。为满足微处理器之间频繁快速的数据交换,设计了一种改进的串行外设接口(SPI)。该SPI采用一个16 bit复用移位寄存器,且内置2个32 bit 先入先出存储器(FIFO)以实现SPI高速有效的数据通信,提高了总线整体效率。采用硬件描述语言Verilog HDL设计并实现了SPI模块。仿真结果表明,该SPI接口能够支持多种工作模式和通信方式,提高总线效率,加快数据传输。

关键词: 串行外设接口, 复用, 先入先出, 高效

Abstract: Serial peripheral interface(SPI) is a synchronous serial interface which is widely used in communication. Due to inevitability of high speed and frequent data exchange, an improved SPI interface is designed which owns a reusable 16-bit shift register. Besides, two built-in 32-bit first input first outputs(FIFOs) are meant to further increase the overall efficiency. This SPI interface is designed and implemented by taking advantage of Verilog HDL. The simulation result indicates that this interface is capable of communicating in various modes and formats. It is also obvious that the design features high-speed transfer and great communication performance.

Key words: SPI, reusable, FIFO, efficiency

中图分类号: