嵌入合金框架的扇出型板级封装结构及其翘曲仿真分析*

doi:10.16257/j.cnki.1681-1070.2024.0156

电子与封装 ›› 2024, Vol. 24 ›› Issue (11): 110201 . doi: 10.16257/j.cnki.1681-1070.2024.0156

嵌入合金框架的扇出型板级封装结构及其翘曲仿真分析^*

余胜涛，笪贤豪，何伟伟，彭琳峰，王文哲，杨冠南，崔成强

广东工业大学省部共建精密电子制造技术与装备国家重点实验室，广州? 510006

收稿日期:2024-05-28 出版日期:2024-11-25 发布日期:2024-11-25
作者简介:余胜涛（1998—），男，江西上饶人，硕士研究生，主要研究方向为微电子封装工艺与可靠性。

Fan-Out Panel-Level Packaging Structure with Embedded Alloy Frame and Its Warpage Simulation Analysis

YU Shengtao, DA Xianhao, HE Weiwei, PENG Linfeng, WANG Wenzhe, YANG Guannan, CUI Chengqiang

State Key Laboratoryof Precision Electronic Manufacturing Technology and Equipment,

Received:2024-05-28 Online:2024-11-25 Published:2024-11-25

摘要/Abstract

摘要： 扇出型板级封装（FOPLP）依靠其小线宽/线距、高集成度、小尺寸等优势，从封装角度形成集成电路的优解，实现摩尔定律的延续。针对FOPLP的大尺寸带来的翘曲及可靠性问题，提出在封装载板内嵌入TC4钛合金框架，研究TC4钛合金框架的尺寸参数对翘曲的影响。采用有限元仿真分析方法评估了TC4钛合金框架的长度、宽度及厚度对封装翘曲的影响。随着TC4钛合金框架尺寸参数的增大，封装翘曲均有所降低。此外，利用正交分析实验分析了尺寸参数对翘曲的交互效应，得到了关键参数的最佳窗口。利用阴影云纹法测量产品，得到的翘曲结果与仿真结果展现出较好的一致性。

关键词: 扇出型板级封装, 翘曲变形, 有限元仿真, 阴影云纹法

Abstract: Fan-out panel-level packaging (FOPLP) relies on its advantages of small line width/spacing, high integration density, and small size to form an optimal solution for integrated circuits from a packaging perspective, achieving the continuation of Moore's Law. To address the warpage and reliability problems caused by the large size of FOPLP, a TC4 titanium alloy frame is proposed to be embedded in the packaging carrier board, and the influence of size parameters of the TC4 titanium alloy frame on the warpage is studied. The influence of length, width and thickness of TC4 titanium alloy frame on packaging warpage is evaluated by finite element simulation analysis method. With the increase of the size parameters of TC4 titanium alloy frame, the warpages of the packaging are reduced. In addition, the interaction effect of dimension parameters on warpage is analyzed by orthogonal analysis experiment, and the optimal window of key parameters is obtained. The warpage results obtained by measuring the product using shadow moiré method show good consistency with the simulation results.

Key words: fan-out panel-level packaging, warpage deformation, finite element simulation, shadow moiré method

中图分类号:

TN305.94

余胜涛，笪贤豪，何伟伟，彭琳峰，王文哲，杨冠南，崔成强. 嵌入合金框架的扇出型板级封装结构及其翘曲仿真分析^*[J]. 电子与封装, 2024, 24(11): 110201 .

YU Shengtao, DA Xianhao, HE Weiwei, PENG Linfeng, WANG Wenzhe, YANG Guannan, CUI Chengqiang. Fan-Out Panel-Level Packaging Structure with Embedded Alloy Frame and Its Warpage Simulation Analysis[J]. Electronics & Packaging, 2024, 24(11): 110201 .

参考文献

[1] WU L S, MAO J F. From integrated circuits to integrated systems[J]. Scientia Sinica Informationis, 2023, 53(10): 1843-1857.
[2] RANNO L, GUPTA P, GRADKOWSKI K, et al. Integrated photonics packaging: Challenges and opportunities[J]. ACS Photonics, 2022, 9(11): 3467-3485.
[3] EECKHOUT L. Is Moore’s Law slowing down? what’s next?[J]. IEEE Micro, 2017, 37(4): 4-5.
[4] TRACK E, FORBES N, STRAWN G. The end of Moore’s Law[J]. Computing in Science & Engineering, 2017, 19(2): 4-6.
[5] SHALF J. The future of computing beyond Moore’s Law[J]. Philosophical Transactions of the Royal Society A: Mathematical, Physical, and Engineering Sciences, 2020, 378(2166): 1-15.
[6] YAO X, XIAO Z Q, MING X F, et al. Warpage analysis of high-density FC-PBGA device during package process[C]//2018 19th International Conference on Electronic Packaging Technology (ICEPT), Shanghai, 2018.
[7] CUI R B, KUANG Z L, YANG G N, et al. Warpage simulation and optimization of panel level fan-out embedded package[C]//2020 21st International Conference on Electronic Packaging Technology (ICEPT), Guangzhou, 2020.
[8] YANG G N, LAI H Q, LIN W, et al. A quantitative model to understand the microflow-controlled sintering mechanism of metal particles at nanometer to micron scale[J]. Nanotechnology, 2021, 32(50): 505721.
[9] LEE C C, LEE C C, CHANG C P. Simulation methodology development of warpage estimation for epoxy molding compound under considerations of stress relaxation characteristics and curing conditions applied in semiconductor packaging[J]. Materials Science in Semiconductor Processing, 2022, 145: 106637.
[10] CHEN C, YU D Q, WANG T, et al. Warpage prediction and optimization for embedded silicon fan-out wafer-level packaging based on an extended theoretical model[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2019, 9(5): 845-853.
[11] CHEN D L, HU I, CHEN K Y, et al. Material and structure design optimization for panel-level fan-out packaging[C]//2019 IEEE 69th Electronic Components and Technology Conference (ECTC), Las Vegas, 2019.
[12] FOWLER M, MASSEY J P, BRAUN T, et al. Investigation and methods using various release and thermoplastic bonding materials to reduce die shift and wafer warpage for eWLB chip-first processes[C]//2019 IEEE 69th Electronic Components and Technology Conference (ECTC), Las Vegas, 2019.
[13] LI H, CHENG G, XU G W, et al. Explore of warpage origination in WLP and processing influence factors by experiment and theoretical modeling[J]. Journal of Materials Science: Materials in Electronics, 2016, 27(11): 11548-11555.
[14] CHUNG P W K, YUEN M M F, CHAN P C H, et al. Effect of copper oxide on the adhesion behavior of Epoxy Molding Compound-copper interface[C]//52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345), San Diego, 2002.
[15] 匡自亮. 扇出型板级封装热应力翘曲分析与改善[D]. 广州: 广东工业大学, 2021.
[16] HE Y M, ZHU X S, CHEN W J, et al. An ultra-high bond strength of the Cf/C composite-TC4 alloy joint brazed using pure Ni and revealing of synergetic action of multiple stress-relief mechanisms[J]. Materials Letters, 2022, 308: 131245.
[17] HUANG C Y, YING K C. Applying strain gauges to measuring thermal warpage of printed circuit boards[J]. Measurement, 2017, 110: 239-248.

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

嵌入合金框架的扇出型板级封装结构及其翘曲仿真分析^*

Fan-Out Panel-Level Packaging Structure with Embedded Alloy Frame and Its Warpage Simulation Analysis

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 11

编辑推荐

Metrics

本文评价

[1]	孙浩洋,姬峰,冯青华,兰元飞,王建扬,王明伟. 面向快速散热的HTCC基板微流道性能研究^*[J]. 电子与封装, 2024, 24(7): 70203-.
[2]	梁笑笑,吴海峰. 混合集成电路的自动上芯吸嘴开发[J]. 电子与封装, 2024, 24(5): 50202-.
[3]	谭琳,王谦,郑凯,周亦康,蔡坚. 三维集成堆叠结构的晶圆级翘曲仿真及应用[J]. 电子与封装, 2024, 24(4): 40201-.
[4]	张丹青,韩易,商庆杰,宋洁晶,杨志. 有限元仿真优化布局解决金金键合局域化问题[J]. 电子与封装, 2024, 24(4): 40202-.
[5]	廖志平,罗冬华. LTCC基板微通道进出口布局结构散热性能仿真分析^*[J]. 电子与封装, 2024, 24(3): 30208-.
[6]	沈静曼;杨洋;焦小雨;宋琳琳;张军;王训春;许京荆;汪鑫. 基于有限元分析的柔性薄膜太阳电池互连热适应性研究^*[J]. 电子与封装, 2023, 23(4): 40205-.
[7]	李小凤;潘中良. 平板微热管三种槽道结构的传热性能分析^*[J]. 电子与封装, 2022, 22(4): 40202-.
[8]	宋培帅;何昱蓉;魏江涛;杨亮亮;韩国威;王晓东;杨富华. 三维封装TSV结构热失效性分析[J]. 电子与封装, 2021, 21(9): 90201-.
[9]	张振越;夏鹏程;王成迁;蒋玉齐. 扇出型晶圆级封装中圆片翘曲研究[J]. 电子与封装, 2021, 21(4): 40203-.
[10]	田文超, 刘美君, 辛菲, 张国光, 陈逸晞. 铜带缠绕型焊柱装联结构的植柱工艺参数优化^*[J]. 电子与封装, 2021, 21(12): 120203-.
[11]	郭　威，王小龙，谢建友，张　锐. 一种基于板壳理论对芯片翘曲变形的研究[J]. 电子与封装, 2017, 17(1): 15-18.