[1]BlilatA,Bouayad A,ElHouda ChaouiN,etal.Wireless sensor network:Security challenges[C].Network Security and Systems(JNS2),2012 NationalDaysof.IEEE,2012:68-72.
[2]Johnson D,Menezes A,Vanstone S.The elliptic curve digital signature algorithm(ECDSA)[J].International Journal of Information Security,2001,1(1):36-63.
[3]Herrera-Alzu I,López-Vallejo M.Design techniques for Xilinx Virtex FPGA configuration memory scrubbers[J]. IEEE Transactions on Nuclear Science,2013,60:376-385.
[4]Kaminsky A,Kurdziel M,Radziszowski S.An overview of cryptanalysis research for the advanced encryption standard; proceedings of the Military Communications Conference[C]. IEEE,2010-MILCOM 2010,F,2010.
[5]ZHI L.Reseach of Image Encryption Algorithm Based on S-DES;proceedings of the Computer Science and Electronics Engineering(ICCSEE)[C].IEEE,2012 International Conference on,F,2012.
[6]RIEBLER H,KENTER T,PLESSL C,et al.Reconstructing AES Key Schedules from Decayed Memory with FPGAs; proceedings of the Field-Programmable Custom Computing Machines(FCCM)[C].2014 IEEE 22nd Annual International Symposium on,F,2014.
[7]SUN J,ZHAO G,LI X.An Improved Public Key Encryption Algorithm Based on Chebyshev Polynomials[J]. Telkomnika Indonesian Journal of Electrical Engineering, 2013,11(2):864-70.
[8]Elbirt A J,Yip W,Chetwynd B,et al.An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists[J].Very Large Scale Integration(VLSI) Systems,IEEE Transactions on,2001,9(4):545-557.
[9]Shim J H,Kim D W,Kang Y K,et al.A Rijndael cryptoprocessor using shared on-the-fly key scheduler[C]. ASIC,2002.Proceedings.2002 IEEE Asia-Pacific Conference on.IEEE,2002:89-92.
[10]ZHU Y,ZHANG H,BAO Y.Study of the AES Realization Method on the Reconfigurable Hardware;proceedings of the Computer Sciences and Applications(CSA)[C].2013International Conference on,F,2013.
[11]ZHANG X,PARHI K K.High-speed VLSI architectures for the AES algorithm[J].Very Large Scale Integration (VLSI)Systems,IEEE Transactions on,2004,12(9): 957-67.
[12]J RVINEN K U,TOMMISKA M T,SKYTT J O.A fully pipelined memoryless 17.8 Gbps AES-128 encryptor; proceedings of the Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays[C].F,ACM,2003.
[13]STANDAERT F-X,ROUVROY G,QUISQUATER J-J,et al.Efficient implementation of Rijndael encryption in reconfigurable hardware:improvements and design tradeoffs[M].Cryptographic Hardware and Embedded Systems-CHES 2003.Springer.2003:334-50.
[14]ZAMBRENO J,NGUYEN D,CHOUDHARY A. Exploring area/delay tradeoffs in an AES FPGA implementation[M].Field Programmable Logic and Application.Springer.2004:575-85.
[15]JUN T,LIEJUN W.An improved rijndael encryption algorithm based on niosii[J].Information Technology Journal,2013,12(7):1434-8. |
