一种低功耗16 bit逐次逼近型ADC的设计

doi:10.16257/j.cnki.1681-1070.2023.0052

电子与封装 ›› 2023, Vol. 23 ›› Issue (5): 050305 . doi: 10.16257/j.cnki.1681-1070.2023.0052

一种低功耗16 bit逐次逼近型ADC的设计

王思远;李琨;叶明远;张涛

中国电子科技集团公司第五十八研究所，江苏无锡 214035

收稿日期:2022-11-07 出版日期:2023-05-23 发布日期:2023-05-23
作者简介:王思远（1994—），男，山西运城人，硕士，工程师，主要研究方向为ADC/DAC设计。

Design ofLow-Power Consumption 16bit SAR ADC

WANG Siyuan, LI Kun, YE Mingyuan, ZHANG Tao

China Electronics Technology GroupCorporation No.58 Research Institute, Wuxi214035,China

Received:2022-11-07 Online:2023-05-23 Published:2023-05-23

摘要/Abstract

摘要： 设计了一种低功耗的16 bit 1MSa/s SAR ADC。低功耗设计来源于电容阵列，其由3段子电容阵列构成，之间的桥接电容通过冗余电容和权重电容整数化。在电容阵列的切换过程中，通过将电容分裂来引入额外的参考电压。通过对量化噪声和热噪声的计算，可以精确地得出所需的电容数量为225个单位，相比于传统的电容阵列形式，可以节省99.93%的面积和99.5%的功耗。电路中使用一个2级预放大，并添加了具有自校零功能的动态锁存比较器，确保了高精度分辨率。在UMC55nm工艺下仿真，对512点的FFT仿真结果显示，ADC的整体信噪比（SNR）能够达到85.98dB，有效位数（ENOB）能够达到13.9bit，在电源电压为2.5V的情况下，平均功耗为5.05mW。

关键词: SARADC, 低功耗, 电容阵列, 自校零比较器

Abstract: A low-power 16bit 1MSa/s SAR ADC is designed. The low-power design is derived from a capacitor array consisting of a three-section sub-capacitor array, with the bridge capacitance between them integerised by redundant and weighted capacitors. An additional reference voltage is introduced by splitting the capacitors during the switching of the capacitor arrays. By calculating the quantization and thermal noise, the number of capacitors required can be accurately derived as 225 units, saving 99.93% area and 99.5% power consumption compared to the conventional capacitor array format. The circuit uses a two-stage pre-amplification and a self-zeroing dynamic latching comparator to ensure high precision resolution. Simulated in UMC 55 nm process, the FFT simulation results of 512 points show that the signal-to-noise ratio (SNR) of the overall ADC can reach 85.98 dB, the effective number of bits (ENOB) can reach 13.9 bit, and the average power consumption is 5.05 mW at a supply voltage of 2.5 V.

Key words: SAR ADC, low-power, capacitor array, self-calibration comparator

中图分类号:

TN402

王思远;李琨;叶明远;张涛. 一种低功耗16 bit逐次逼近型ADC的设计[J]. 电子与封装, 2023, 23(5): 050305 .

WANG Siyuan, LI Kun, YE Mingyuan, ZHANG Tao. Design ofLow-Power Consumption 16bit SAR ADC[J]. Electronics & Packaging, 2023, 23(5): 050305 .

参考文献

[1] SHEN J H, SHIKATA A, FERNANDO L D, et al. A 16-bit 16-MS/s SAR ADC with on-chip calibration in 55-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2018, 53(4): 1149-1160.
[1] Cao C, Ye Q, Zhu Z, et al. A background digital calibration of split-capacitor 16-bit SAR ADC with sub-binary architecture[J]. Microelectronics Journal, 2015, 46(9): 795-800.
[2] FAN H, LEI P, FENG Q Y, et al. Optimized split capacitive array in 16-bit SAR ADC with redundancy[J].Circuits, Systems, and Signal Processing, 2023, 42(3): 1264-1278.
[3] GUO W X, WU J F. A 10 MS/s 16 bit SAR ADC Achieving 100 dB SFDR and 90 dB SNDRin 0.18 μm CMOS[C]//2021 IEEE 5th Advanced Information Technology, Electronic and Automation Control Conference (IAEAC), Chongqing, 2021: 974-978.
[4] MADDOX M, CHEN B Z, COLN M, et al. A 16 bit linear passive-charge-sharing SAR ADC in 55 nm CMOS[C]// 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC), Toyama, 2017: 153-156.
[5] WANG X, WANG H T, PUN K P. A capacitor-reused 2 bit/cycle active-passive second-order noise-shaping SAR ADC[J]. Solid State Electronics Letters, 2021, 3: 27-31.
[6] HOOVER G. Driving lessons for a low noise, low distortion, 16-bit, 1 Msps SAR ADC[M]// DOBKIN B, HAMBURGER J. Analog Circuit Design. Amsterdam: Elsevier, 2015: 715-716.
[7] LIU C C, CHANG S J, HUANG G Y, et al. A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure[J]. IEEE Journal of Solid-State Circuits, 2010, 45(4): 731-740.
[8] LEE E C, AN T J, PARK J S, et al. Calibrated 10 b 28 nm CMOS SAR ADC based on integer-based split capacitors[J]. Electronics Letters, 2018, 54(7): 414-416.
[9] ZHU Y, CHAN C H, CHIO U F, et al. A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2010, 45(6): 1111-1121.
[10] NI Y B, LIU L, XU S L. Mixed capacitor switching scheme for SAR ADC with highest switching energy efficiency[J]. Electronics Letters, 2015, 51(6): 466-467.
[11] ZHU Z M, XIAO Y, SONG X L. VCM-based monotonic capacitor switching scheme for SAR ADC[J]. Electronics Letters, 2013, 49(5): 327-329.
[12] LIANG W J. A 14-bit 40-MS/s split-DAC based SAR ADC in 65 nm CMOS[J]. Microelectronics Journal, 2022, 123: 105424.
[13] TONG X Y, ZHAO S M, XIN X. High energy efficiency and linearity switching scheme without reset energy for SAR ADC[J]. Circuits, Systems, and Signal Processing, 2022, 41(10): 5872-5894.
[14] LI X Y, CAI J P, XIN X, et al. High energy-efficient switching scheme for SAR ADC with low common-mode level variation[J].Analog Integrated Circuits and Signal Processing, 2021, 107(1): 215-225.
[15] HEMALATHA B, DADORIA A K. Design of low-power dynamic type latch comparator using 18 nm FinFET technology for SAR ADC[M]//ChaariF, Gherardini F, Ivanov V, et al.Lecture Notes in Mechanical Engineering. Singapore: Springer Singapore, 2021: 603-609.
[16] KACZMARCZYK P, KMON P. 8 b 10 MS/s differential SAR ADC in 28 nm CMOS for precise energy measurement[J]. Journal of Instrumentation, 2022, 17(3): C03027.
[17] CHEN C, SUN J, WANG C H, et al. A 10-b 500MS/s partially loop-unrolled SAR ADC with a comparator offset calibration technique[C]//2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, 2021: 1-5.

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

一种低功耗16 bit逐次逼近型ADC的设计

Design ofLow-Power Consumption 16bit SAR ADC

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 15

编辑推荐

Metrics

本文评价

[1]	林健,姜黎. 基于时钟的低功耗动态管理方法研究[J]. 电子与封装, 2024, 24(5): 50303-.
[2]	苏皇滨,林伟,林伟峰. 一种可暂停的低功耗DMA控制器设计及验证[J]. 电子与封装, 2024, 24(3): 30302-.
[3]	朱培敏;兰亚峰. 一个帧可控通用LCD驱动电路的设计[J]. 电子与封装, 2023, 23(7): 70301-.
[4]	倪城,王毅炜,杨定坤. 一种应用于Sub-6G的宽带低功耗低噪声放大器^*[J]. 电子与封装, 2023, 23(12): 120302-.
[5]	季振凯,杨茂林,于治. 基于16 nm FinFET工艺FPGA的低功耗PCIe Gen3性能研究[J]. 电子与封装, 2023, 23(11): 110204-.
[6]	周旺,李一男,陈风凉,沈鑫,王留所. 适用于EEPROM的宽工作条件LDO设计[J]. 电子与封装, 2023, 23(11): 110302-.
[7]	史良俊;袁敏民. 超低功耗复位电路设计[J]. 电子与封装, 2022, 22(7): 70301-.
[8]	赵晓松;顾祥;张庆东;吴建伟;洪根深. 全耗尽绝缘层上硅技术及生态环境简介[J]. 电子与封装, 2022, 22(6): 60501-.
[9]	胡庆成;吴建东;万璐绪. 一种低功耗高速率宽电平范围的电平转换单元[J]. 电子与封装, 2022, 22(3): 30305-.
[10]	陈天昊, 李富华, 马志寅. 一种新型高精度低功耗的张弛振荡器设计[J]. 电子与封装, 2022, 22(3): 30306-.
[11]	徐凯英;丁宁;孔祥艺;黄立朝. 一种低功耗多模式AB类音频放大器的设计[J]. 电子与封装, 2022, 22(11): 110305-.
[12]	黄祥林, 李富华, 宋爱武. 一种低功耗无运放结构的基准电压源设计[J]. 电子与封装, 2021, 21(11): 110303-.
[13]	张键;尹志强;杨晓刚. 适用于MCU的低功耗、高精度RC振荡电路[J]. 电子与封装, 2020, 20(11): 110301-.
[14]	张艳飞;曹正州. 一种集成于系统芯片的低功耗温度传感器设计[J]. 电子与封装, 2020, 20(11): 110302-.
[15]	殷嘉琳¹，李富华¹，黄君山²，侯汇宇². 一种高电源抑制比带隙基准电压源的设计[J]. 电子与封装, 2020, 20(1): 10202-.