[1] 朱琪, 黄登华, 陈彦杰, 等. 深亚微米SOI工艺高压ESD器件防护设计[J]. 电子与封装, 2023, 23(9): 090401. [2] WANG A, LIN L, WANG X, et al. Emerging challenges in ESD protection for RF ICs in CMOS[J]. Journal of Semiconductors, 2008, 29(4): 628-636 [3] 马仲发, 庄奕琪, 杜磊, 等. 1/f噪声检测MOSFET静电潜在损伤的理论基础[J]. 西安电子科技大学学报, 2002, 29(5): 575-579. [4] 李晓蓉, 吴建东, 高国平. 基于薄外延的ESD结构设计[J]. 电子与封装, 2022, 22(8): 080403. [5] KER M D, HSU K C. Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits[J]. IEEE Transactions on Device and Materials Reliability, 2005, 5(2): 235-249. [6] VOLDMAN S H. Latch-up[M]. New Jersey: Wiley, 2007: 92-98 [7] QI Z, QIAO M, LIANG L F, et al. Novel silicon-controlled rectifier with snapback-free performance for high-voltage and robust ESD protection[J]. IEEE Electron Device Letters, 2019, 40(3): 435-438. [8] LIU Z W, LIOU J J, DONG S R, et al. Silicon-controlled rectifier stacking structure for high-voltage ESD protection applications[J]. IEEE Electron Device Letters, 2010, 31(8): 845-847. [9] HUANG Y C, KER M D. A latchup-immune and robust SCR device for ESD protection in 0.25-μm 5-V CMOS process[J]. IEEE Electron Device Letters, 2013, 34(5): 674-676. [10] DONG S R, WU J, MIAO M, et al. High-holding-voltage silicon-controlled rectifier for ESD applications[J]. IEEE Electron Device Letters, 2012, 33(10): 1345-1347.
|