| [1] |
Suhir E. Predicted Bow of plastic Package of Integrated Circuit Device[M].Thermal Stress and Strain in Microelectronics Packaging, SpringerUS, 1993: 951-972.
|
| [2] |
Hu K X, Yeh C P, Doot B, et al. Die cracking in flip-chip-on-borad assembly[C]. Electronic Components and Technology Conference, Proceedings. 1995: 293-299.
|
| [3] |
Ume I C, MartinT, Gatro J T. Finite element analysis of PWB warpage due to the solder masking process[J]. IEEE Transactions on Components Packaging & Manufacturing Technology Part A, 1997, 20(3): 295-306.
|
| [4] |
MiremadiJ.Impact of PBGA-ball-coplanarity on formation of solder joints[C].Electronic Components and Technology Conference,1995.Proceedings.1995:1039-1050.
|
| [5] |
谢广超. 环氧模塑料(EMC)对翘曲的影响与解决方案[J]. 集成电路应用，2005，（7）：30-31.
|
| [6] |
李莉，马孝松，周喜. 超薄芯片叠层封装器件热可靠性分析[J]. 电子元件与材料，2010，29（1)：62-65.
|
| [7] |
Bingshou Xiong, Myung-June Lee, Thomas Kao. Warpage improvement for large die flip chip package[J]. IEEE 2009 11th Electronics Packaging Technology Conference, 2009: 40-43.
|
| [8] |
谭琳，陈钏，李金睿，程熙云，王谦，蔡坚. FBGA封装翘曲的黏弹性仿真与验证［J］. 半导体技术，2015，(2) :142-147.
|
| [9] |
J Li, L Tan, Q Wang, J Cai. Investigation on FBGA block warpage by Finite Element Simulation[J].International Conference on Electronic Packaging Technology & High Density Packaging, 2012, 48(11): 1275-1279.
|
| [10] |
Raghavan S, K Lein K, Yoon S, et al. Methodology to predict substrate warpage and different techniques to achieve substrate warpage target[J]. IEEE Transations on components, packaging and manufacturing technology, 2011, 1(7): 1064-
|
|
1074.
|
| [11] |
Cho S, Cho S, Lee YJ. Estimation of warpage and thermal stress of IVHs in flip-chip ball grid arrays package by FEM[J]. Microelectronics Reliability, 2008, 48(2): 300-309.
|
| [12] |
Hai Ding, R.E. Powell, I.C. Ume. Warpage measurement comparison using shadow moire and projection moiremethods[J]. IEEE Transactions on Components & Packaging, 2002, 25(4): 714-721.
|
| [13] |
Tz-Cheng Chiu, Hong-Wei Huang, Yi-Shao Lai.Warpage evolution of overmolded ball grid array package during post-mold curing thermal process[J]. Microelectronics Reliability, 2011, 50 (12): 2263-2273.
|
