一种12位84 dB无杂散动态范围的高精度低功耗SAR ADC

doi:10.16257/j.cnki.1681-1070.2018.0074

电子与封装 ›› 2018, Vol. 18 ›› Issue (7): 16 -21. doi: 10.16257/j.cnki.1681-1070.2018.0074

一种12位84 dB无杂散动态范围的高精度低功耗SAR ADC

谭　萍，高　博，龚　敏，赵　新，钱　正，王堋钰

四川大学物理科学与技术学院微电子系，微电子技术四川省重点实验室，成都 610064

出版日期:2018-07-20 发布日期:2020-02-21
作者简介:谭　萍（1993—），女，四川大学微电子学与固体电子学专业硕士研究生，研究方向为超大规模集成电路设计，主要研究低功耗模数转换器。

A 12-bit 84 dB SFDR High-Precision Low-Power SAR ADC

TAN Ping, GAO Bo, GONG Min, ZHAO Xin, QIAN Zheng, WANG Pengyu

Sichuan Key Lab. of Microelectronics Technology, Division of Microelectronics, College of Physical Science and Technology, Sichuan University, Chengdu 610064, China

Online:2018-07-20 Published:2020-02-21

摘要/Abstract

摘要： 由于穿戴设备的能量限制对ADC的功耗提出了更高的要求,所以在本设计的12位高精度低功耗SAR ADC中DAC部分采用VCM-Based电容开关时序来降低功耗;比较器部分通过在低精度模式和高精度模式间切换的方法来减少功耗,同时合理设计脉宽,降低工作时间,进一步降低功耗;SAR逻辑部分的时钟信号由比较器输出控制,减少不必要的功耗浪费,同时实现较高的无杂散动态范围。设计基于CSMC 0.18μm CMOS工艺,在1.8 V电源电压和10 k Sps的采样频率下,得到ADC的性能参数为:无杂散动态范围(SFDR)83.97 d B,信噪失真比(SNDR)71.92 d B,有效位数(ENOB)11.65 bit,总功耗868 n W,品质因数(FOM)28.6 f J/Conv,芯片面积472μm×199μm。

关键词: 生物信号检测, 低功耗, 高精度, SAR ADC, 无杂散动态范围

Abstract: Due to the energy limitations of wearable equipment, the power of ADC has more strict requirements. Therefore, we proposed a 12-bit high-precision low-power SAR ADC in this work,where the capacitor array adopts VCM-Based capacitor switching timing to optimize the power consumption; the comparator switches between low-precision mode and high-precision mode to reduce power consumption, and the pulse width is reasonably designed to shorten the time of comparison and further decrease power consumption.SAR logic clock is controlled by the comparator output, reducing unnecessary waste of power,and the high spurious free dynamic range is achieved. Based on the CSMC 0.18 μm CMOS process at 1.8 V supply voltage and 10 kSps sampling frequency: the Spurious Free Dynamic Range is 83.97 dB, the Signal to Noise and Distortion Ratio (SNDR) is 71.92 dB, the Effective Number of Bits (ENOB) is 11.65 bit, the total power consumption is 868 nW and Figure of Merit (FOM) is 28.6 fJ/Conv, the chip area is 472 μm×199 μm.

Key words: Bio-signaldetection, low-power, high-precision, SAR ADC, SFDR

中图分类号:

TN792

谭　萍，高　博，龚　敏，赵　新，钱　正，王堋钰. 一种12位84 dB无杂散动态范围的高精度低功耗SAR ADC[J]. 电子与封装, 2018, 18(7): 16 -21.

TAN Ping, GAO Bo, GONG Min, ZHAO Xin, QIAN Zheng, WANG Pengyu. A 12-bit 84 dB SFDR High-Precision Low-Power SAR ADC[J]. Electronics & Packaging, 2018, 18(7): 16 -21.

参考文献 11

[1]	Mccreary J L, Gray P R. All-MOS charge redistribution analog-to digital conversion techniques Part-I[J]. IEEE Journal of Solid-State Circuits, SC-10(6), 371-379. IEEE Journal of Solid-State Circuits, 1976, 10(6):371-379.
[2]	Alhawari M, Albelooshi N, Perrott M H. A 0.5V <4μW CMOS photoplethysmographic heart-rate sensor IC based on a non-uniform quantizer[C]// IEEE Solid-State Circuits Conference Digest of Technical Papers. 2013:384-385.
[3]	Pamula V R, Valero-Sarmiento J M, Long Y, et al. A 172 μW Compressively Sampled Photoplethysmographic (PPG) Readout ASIC With Heart Rate Estimation Directly From Compressively Sampled Data[J]. IEEE Transactions on Biomedical Circuits & Systems, 2017, 11(3):487-496.
[4]	Wang Q, Zhou L, Peng Z, et al. A 12-b 100MS/s low-power successive approximation register ADC in 65 nm COMS[C]// IEEE International Conference on Electron Devices and Solid-State Circuits. IEEE, 2015:1-2.
[5]	Liu S, Shen Y, Zhu Z. A 12-Bit 10 MS/s SAR ADC With High Linearity and Energy-Efficient Switching[J]. IEEE Transactions on Circuits & Systems I Regular Papers, 2016, 63(10):1616-1627.
[6]	Gudlavalleti R H, Bose S C. Ultra low power 12-Bit SAR ADC for wireless sensing applications[C]// IEEE International Conference on VLSI Systems, Architectures, Technology and Applications. 2016:1-4.
[7]	Naveen I G, SonoliS. Design and simulation of 10-bit SAR ADC for low power applications using 180 nm technology[C]//IEEE International Conference on Electrical, Electronics, Communication, Computer and Optimization Techniques. 2016: 331 – 335
[8]	Verma N, Chandrakasan A P. An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes[J]. IEEE Journal of Solid-State Circuits, 2007, 42(6):1196-1205.
[9]	Zeng Z, Dong C S, Tan X. A 10-bit 1MS/s low power SAR ADC for RSSI application[C]// IEEE International Conference on Solid-State and Integrated Circuit Technology. 2010:569-571.
[10]	Tang H, Sun Z C, Chew K W R. A 5.8 nW 9.1-ENOB 1-kS/s Local Asynchronous Successive Approximation Register ADC for Implantable Medical Device[J]. IEEE Transactions on Very Large Scale Integration Systems, 2014, 22(10):2221-2225.
[11]	Zhang D, Bhide A, Alvandpour A. A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-μm CMOS for Medical Implant Devices [J]. IEEE Journal of Solid-State Circuits, 2012, 47(7):1585-1593.

[1]	林健,姜黎. 基于时钟的低功耗动态管理方法研究[J]. 电子与封装, 2024, 24(5): 50303-.
[2]	苏皇滨,林伟,林伟峰. 一种可暂停的低功耗DMA控制器设计及验证[J]. 电子与封装, 2024, 24(3): 30302-.
[3]	朱培敏;兰亚峰. 一个帧可控通用LCD驱动电路的设计[J]. 电子与封装, 2023, 23(7): 70301-.
[4]	石宁;李逸玚;沈坚;任罗伟. 高速运算放大器低失调输入级的设计[J]. 电子与封装, 2023, 23(5): 50301-.
[5]	王思远;李琨;叶明远;张涛. 一种低功耗16 bit逐次逼近型ADC的设计[J]. 电子与封装, 2023, 23(5): 50305-.
[6]	倪城,王毅炜,杨定坤. 一种应用于Sub-6G的宽带低功耗低噪声放大器^*[J]. 电子与封装, 2023, 23(12): 120302-.
[7]	季振凯,杨茂林,于治. 基于16 nm FinFET工艺FPGA的低功耗PCIe Gen3性能研究[J]. 电子与封装, 2023, 23(11): 110204-.
[8]	周旺,李一男,陈风凉,沈鑫,王留所. 适用于EEPROM的宽工作条件LDO设计[J]. 电子与封装, 2023, 23(11): 110302-.
[9]	史良俊;袁敏民. 超低功耗复位电路设计[J]. 电子与封装, 2022, 22(7): 70301-.
[10]	赵晓松;顾祥;张庆东;吴建伟;洪根深. 全耗尽绝缘层上硅技术及生态环境简介[J]. 电子与封装, 2022, 22(6): 60501-.
[11]	邵杰;唐路. 应用于高精度模数转换器的乘法数模单元模块研究^*[J]. 电子与封装, 2022, 22(4): 40305-.
[12]	胡庆成;吴建东;万璐绪. 一种低功耗高速率宽电平范围的电平转换单元[J]. 电子与封装, 2022, 22(3): 30305-.
[13]	陈天昊, 李富华, 马志寅. 一种新型高精度低功耗的张弛振荡器设计[J]. 电子与封装, 2022, 22(3): 30306-.
[14]	蒋乐;王坤;周宏健;周睿涛;李光超. 17~21 GHz 6 bit高精度数字移相器的设计[J]. 电子与封装, 2022, 22(12): 120302-.
[15]	杨志新;Maureen Willis;高博;龚敏. 13位高无杂散动态范围的SAR ADC[J]. 电子与封装, 2022, 22(12): 120303-.

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

一种12位84 dB无杂散动态范围的高精度低功耗SAR ADC

A 12-bit 84 dB SFDR High-Precision Low-Power SAR ADC

RichHTML

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献 11

相关文章 15

编辑推荐

Metrics

本文评价