[1] WU C J, HSIEH M C, CHIU C C, et al. Interfacial delamination investigation between copper bumps in 3D chip stacking package by using the modified virtual crack closure technique[J]. Microelectronic Engineering, 2011, 88(5): 739-744. [2] 王熙文. 晶圆级扇出型SiP堆叠封装热力特性研究[D].南京: 南京信息工程大学, 2023. [3] COLOMBO L P M, PETRUSHIN A, PALEARI D. Simplified thermal model of a stacked ball grid array package[J]. Journal of Electronic Packaging, 2011, 133(2): 021006. [4] 刘云婷, 苏梅英, 李君, 等. 微凸点阵列等效热导率模型及仿真验证[J]. 计算机仿真, 2023, 40(2): 326-330. [5] 戈长丽. 三维封装系统TSV和微通道的热建模技术[D].上海:上海交通大学, 2019. [6] GOURIKUTTY S B N, JONG M C, KANNA C V, et al. Towards heterogeneous integrated electronic-photonic packages for hyperscale data centers[C]//2021 IEEE 23rd Electronics Packaging Technology Conference (EPTC), Singapore, 2021: 37-41. [7] NAIR GOURIKUTTY S B, LONG L B, WEI S W, et al. A heterogeneously integrated wafer-level processed co-packaged optical engine for hyper-scale data centres[C]//2023 IEEE 73rd Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 2023: 207-211. [8] 刘林杰, 郝跃, 周扬帆, 等. DC-55 GHz高性能焊球阵列封装用非垂直互连结构[J]. 光学精密工程, 2023, 31(3): 363-370. [9] 谢书珊, 阮文州, 蔡晓波. 一种基于BGA的Ka波段射频信号传输设计[J]. 微波学报, 2023, 39(S1): 222-224. [10] 李逵, 张庆学, 张欲欣, 等. TSV结构SiP模块的等效建模仿真与热阻测试[J]. 半导体技术, 2020, 45(12): 982-987. [11]曾燕萍,张景辉,朱旻琦,等. 3D异构集成的多层级协同仿真[J]. 电子与封装, 2021, 21(10):100105. [12] CHEN Z Q. A general co-design approach to multi-level package modeling based on individual single-level package full-wave S-parameter modeling including signal and power/ground ports[C]//2012 IEEE 62nd Electronic Components and Technology Conference, San Diego, CA, USA, 2012: 1687-1694. [13] KOSTKA D, SONG T, LIM S K. 3D IC-package-board co-analysis using 3D EM simulation for mobile applications[C]//2013 IEEE 63rd Electronic Components and Technology Conference, Las Vegas, NV, USA, 2013: 2113-2120.
|