[1] LIN W T, HUANG H Y, KUO T H. A 12-bit 40 nm DAC achieving SFDR > 70 dB at 1.6 GS/s and IMD < –61dB at 2.8 GS/s with DEMDRZ technique[J]. IEEE Journal of Solid-State Circuits, 2014, 49(3): 708-717. [2] TSENG W H, FAN C W, WU J T. A 12-bit 1.25-GS/s DAC in 90 nm CMOS with > 70 dB SFDR up to 500 MHz[J]. IEEE Journal of Solid-State Circuits, 2011, 46(12): 2845-2856. [3] BOSCH A, BORREMANS M, STEYAERT M, et al. A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter[J]. IEEE Journal of Solid-State Circuits, 2001, 36(3): 315-324. [4] BOSCH A V D, STEYAERT M, SANSEN W. An accurate statistical yield model for CMOS current-steering D/A converters[J]. Analog Integrated Circuits & Signal Processing, 2001, 29(3): 173-180. [5] 薛晓博. 高速高精度电流舵数模转换器关键设计技术的研究与实现[D]. 杭州:浙江大学, 2014. [6] HUANG H Y, KUO T H. A 0.07-mm2 162-mW DAC achieving >65 dBc SFDR and < -70 dBc IM3 at 10 GS/s with output impedance compensation and concentric parallelogram routing[J]. IEEE Journal of Solid-State Circuits, 2020, 55(9): 2478-2488. [7] PELGROM M, DUINMAIJER A, WELBERS A. Matching properties of MOS-transistors[J]. IEEE Journal of Solid-State Circuits, 1989, 24(5): 1433-1439. [8] GRüNEBAUM U, OEHM J, SCHUMACHER K. Mismatch modeling and simulation—a comprehensive approach[J]. Analog Integrated Circuits & Signal Processing, 2001, 29(3): 165-171. [9] CONG Y, GEIGER R L. A 1.5-V 14-bit 100-MS/s self-calibrated DAC[J]. IEEE Journal of Solid-State Circuits, 2004, 38(12): 2051-2060. [10] LIN C H, WONG K, KIM T Y, et al. A 16 b 6GS/S Nyquist DAC with IMD[C]// 2018 IEEE International Solid - State Circuits Conference - (ISSCC). IEEE, 2018.
|