[1] DU X G, MUKHERJEE N, CHENG W T, et al. Full-speed field-programmable memory BIST architecture[C]//IEEE International Conference on Test, Austin, 2005. [2] JIDIN A Z, HUSSIN R, FOOK L W, et al. An automation program for March algorithm fault detection analysis[C]//2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS), Penang, 2021: 149-152. [3] JIDIN A Z, HUSSIN R, FOOK L W, et al. Generation of new low-complexity March algorithms for optimum faults detection in SRAM[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, 42(8): 2738-2751. [4] JIDIN A Z, HUSSIN R, MISPAN M S, et al. Reduced March SR algorithm for deep-submicron SRAM testing[C]//2022 IEEE International Conference on Semiconductor Electronics (ICSE), Kuala Lumpur, 2022. [5] HARUTYUNYAN G, MARTIROSYAN S, SHOUKOURIAN S, et al. Memory physical aware multi-level fault diagnosis flow[J]. IEEE Transactions on Emerging Topics in Computing, 2020, 8(3): 700-711. [6] GOOR V D A J, AL-ARS Z. Functional memory faults: A formal notation and a taxonomy[C]//Proceedings 18th IEEE VLSI Test Symposium, Montreal, 2000: 281-289. [7] AL-ARS Z, HAMDIOUI S. Fault diagnosis using test primitives in random access memories[C]//2009 Asian Test Symposium Taichung, 2009: 403-408. [8] 林刘涛. 基于SRAM的存储器测试算法的设计[D]. 西安:西安电子科技大学, 2020. [9] 郭双友. 嵌入式存储器测试算法的研究与实现[D]. 西安:西安电子科技大学, 2009. [10] AL-ARS Z, HAMDIOUI S, GOOR V D A J. A fault primitive based analysis of linked faults in RAMs[C]//Records of the 2003 International Workshop on Memory Technology, Design and Testing, San Jose, 2003: 33-39. |