[1]SORONO D V,LIN J,CHAI T C,et al.Study on mold flow during compression molding for embedded wafer level package(EMWLP)with multiple chips[C].Electronics Packaging Technology Conference(EPTC),IEEE,2012:336-341.
[2]SHARMA G,KUMAR A,RAO S V,et al.Solutions strategies for die shift problem in wafer level compression molding[J].Electronic Components and Technology Conference(ECTC),IEEE,2014,4(6):1090-1098.
[3]CHUNG Chia Heng,CHENG Hsien Chie,CHEN Wen Hwa.Modeling of cure kinetics of molding compound and its effects on drag force in compression molding[J].International Conference on Electronics Packaging and iMAPS All Asia Conference (ICEP-IAAC),2018,12(10):262-265.
[4] MYUNG Jin Yim, STRODE Richard, BRAND Jason.Ultrathin PoP top package using compression mold:Its warpage control[C].Electronic Components and Technology Conference(ECTC),IEEE,2011,6:83-87.
[5]FARRUGIA Russell,GRECH Ivan,CASHA Owen.The analysis of warpage in wafer-level compression molding[J].Microsystem Technologies,2015,23:4025-4034.
[6]CHEN Y,CAI J,HUANG M,et al.Molding void issue and solution of a package-in-package[C].International Conference on Electronic Materials&Packaging.IEEE,2012,8:437-442.
[7]PARK Y T,WHANG Y K,HONG J K,et al.Warpage analysis of FBGA (fine ball grid array)package by the altered EMC (Epoxy Molding Compound)Filler Contents[C].Key Engineering Materials,2006:625-630.
[8]RECTOR L P,GONG S,GAFFNEY K.On the performance of epoxy molding compounds for flip chip transfer molding encapsulation[C].Electronic Components&Technology Conference.2001:519-524.
[9]BRAND Jason,CHAN Yoo,ADIMULA Ravi,MYUNG Jin Yim. Compression molding for thin PoP top packages international[C].Microelectronics&Packaging Society,2010:709-713.
[10]FARRUGIA R,GRECH I,CASHA O,et al.The analysis of warpage in wafer-level compression molding[J].Microsystem Technologies,2017,23(9):4025-4034. |