采用反馈时钟检测的锁相环校准电路设计

doi:10.16257/j.cnki.1681-1070.2022.1014

电子与封装 ›› 2022, Vol. 22 ›› Issue (10): 100305 . doi: 10.16257/j.cnki.1681-1070.2022.1014

采用反馈时钟检测的锁相环校准电路设计

张礼怿;张沁枫;俞阳;卓琳

中国电子科技集团公司第五十八研究所，江苏无锡 214035

收稿日期:2022-07-12 出版日期:2022-10-26 发布日期:2022-09-27
作者简介:张礼怿（1990—），男，江苏南京人，硕士，工程师，主要从事数模混合集成电路设计工作。

Design of Calibration Circuit Using Feedback ClockDetection for Phase Locked Loop

ZHANG Liyi, ZHANG Qinfeng, YU Yang, ZHUO Lin

ChinaElectronics Technology Group Corporation No.58 Research Institute, Wuxi 214035,China

Received:2022-07-12 Online:2022-10-26 Published:2022-09-27

摘要/Abstract

摘要： 采用反馈时钟进行频率检测，设计了一种应用于高频、低抖动频率综合器中的锁相环校准电路。相较于采用参考时钟计数的传统频率校准方法，该方法提高了频率校准精度。配合幅度校准电路交替进行压控振荡器幅度校准和频率校准，可以选取最优幅度和频率控制字，有效提高系统输出时钟抖动性能。高精度频率检测电路和幅度检测电路的电源电压为3.3 V，压控振荡器调谐频率范围为2.7~3.1 GHz，压控增益范围为10~15 MHz，初始频率和幅度控制字及最大输出幅度限制可配置。

关键词: 锁相环, 幅度校准, 频率校准, 压控振荡器

Abstract: A phase locked loop calibration circuit for a high-frequency low-jitter frequency synthesizer is designed using a feedback clock for frequency detection. The frequency calibration accuracy is improved compared with traditional frequency calibration methods using reference clock counts. With the amplitude calibration circuit to alternately perform the amplitude calibration and frequency calibration of the voltage controlled oscillator, the optimal amplitude and frequency control words will be selected, and the system output clock jitter performance will be effectively improved. The power supply of high-resolution frequency and amplitude detect circuits is 3.3V, the tuning frequency range of the voltage controlled oscillator is 2.7-3.1 GHz, and the voltage controlled gain range is 15-20 MHz. The initial frequency control, amplitude control and the maximum output amplitude limit value are configurable.

Key words: phase locked loop, amplitude calibration, frequency calibration, voltage controlled oscillator

中图分类号:

TN402

张礼怿, 张沁枫, 俞阳, 卓琳. 采用反馈时钟检测的锁相环校准电路设计[J]. 电子与封装, 2022, 22(10): 100305 .

ZHANG Liyi, ZHANG Qinfeng, YU Yang, ZHUO Lin. Design of Calibration Circuit Using Feedback ClockDetection for Phase Locked Loop[J]. Electronics & Packaging, 2022, 22(10): 100305 .

参考文献

[1] KRAL A, BEHBAHANI F, ABIDI A A. RF CMOS oscillators with switched tuning[C]// Proceedings of 1998 IEEE Custom Integrated Circuits Conference (Cat. No.98CH36143), 1998: 555-558.
[2] JING J, LIU X, PENG Q, et al. A ΔΣ fractional-N PLL with fast auto-frequency calibration for CMMB tuners[C]// 2011 International Symposium on Integrated Circuits, 2011: 539-542.
[3] ROGERS J W M, RAHN D, PLETT C. A study of digital and analog automatic-amplitude control circuitry for voltage-controlled oscillators[J]. IEEE Journal of Solid-State Circuits, 2003, 38(2):352-356.
[4] WILSON W B, MOON U K, LAKSHMIKUMAR K R, et al. A CMOS self-calibrating frequency synthesizer[J] IEEE Solid-State Circuits, 2000, 35(10):1437-1444.
[5] AKTAS A, ISMAIL M. CMOS PLL calibration techniques[J]. IEEE Circuits and Devices Magazine, 2004, 20(5):6-11.
[6] HUANG D, LI W, ZHOU J, et al. A time-to-digital converter based AFC for wideband frequency synthesizer[C]// 2012 IEEE International Symposium on Circuits and Systems (ISCAS), 2012: 1299-1302.
[7] HU A, LIU D S, ZHANG K F, et al. A 0.045- to 2.5-GHz frequency synthesizer with TDC-based AFC and phase switching multi-modulus divider[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67(12): 4470-4483.
[8] 叶相锟. 基于0.13 μm CMOS工艺的锁相环频率综合器环路及自动频率校准器设计[D]. 南京：东南大学, 2013: 42.
[9] 李方硕. 具有自动频率校准功能的宽带压控振荡器（VCO）芯片设计[D]. 成都：电子科技大学, 2011: 39-40.
[10] 朱霖. 5 GHz压控振荡器及预分频器的设计与研究[D]. 西安：西安电子科技大学, 2013: 51-54.
[11] LEE H, CHO J K, LEE K S, et al. A Σ-Δ fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications[J]. IEEE Journal of Solid-State Circuits, 2004, 39(7): 1164-1169.
[12] SHIN J, SHIN H. A 1.9-3.8 GHz ΔΣ fractional-N PLL frequency synthesizer with fast auto-calibration of loop bandwidth and VCO frequency[J]. IEEE Journal of Solid-State Circuits, 2012, 47(3): 665-675.
[13] ZHANG Z, YANG J C, LIU L Y, et al. A fast auto-frequency calibration technique for wideband PLL with wide reference frequency range[C]// 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), 2018: 227-230.

中国半导体行业协会封装分会会刊

中国电子学会电子制造与封装技术分会会刊

采用反馈时钟检测的锁相环校准电路设计

Design of Calibration Circuit Using Feedback ClockDetection for Phase Locked Loop

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 11

编辑推荐

Metrics

本文评价

[1]	华佳强,李野. 一种应用于DDR的低抖动锁相环设计[J]. 电子与封装, 2024, 24(5): 50305-.
[2]	王玲玲;蒋乐;方志明. 一种X波段低相位噪声国产化频率源设计[J]. 电子与封装, 2023, 23(7): 70303-.
[3]	李幸和;唐路;万世松. 基于40nm CMOS工艺的全数字锁相环的I²C接口设计[J]. 电子与封装, 2023, 23(6): 60301-.
[4]	赵建欣, 廖春连. 一种超宽带频率综合器电路的设计与实现[J]. 电子与封装, 2022, 22(7): 70305-.
[5]	王子岳;刘多伟;程飞;黄卡玛. 2.45 GHz微波大功率信号源设计^*[J]. 电子与封装, 2021, 21(7): 70303-.
[6]	王德龙,刘彤. 一种宽频率范围电荷泵锁相环快速锁定方法[J]. 电子与封装, 2021, 21(2): 20301-.
[7]	潘结斌,王家好,徐叔喜. 一种Ka波段点频锁相频率源设计[J]. 电子与封装, 2020, 20(5): 50301-.
[8]	沈广振,杨煜,赵玉月. 自适应带宽锁相环建模分析与验证[J]. 电子与封装, 2020, 20(3): 30304-.
[9]	涂波，王兴宏. 基于锁相环多相位时钟实现小数分频的方法[J]. 电子与封装, 2020, 20(1): 10203-.
[10]	杨俊浩，杨霄垒，张涛，苏小波，周骏. 基于DLL 的3.5 GHz 时钟校准电路设计[J]. 电子与封装, 2019, 19(12): 23-27.
[11]	吴海宏, 许伟, 傅建军. 一种灵敏度可调和触摸强度可测的触摸感应电路[J]. 电子与封装, 2019, 19(11): 37-40.