[1] 于光明. 快速锁定全数字锁相环的分析与设计[D]. 北京: 清华大学, 2011. [2] ZHANG Y, ZHAO Y, HUANG R L, et al. A 23.6-38.3GHz low-noise PLL with digital ring oscillator and multi-ratio injection-locked dividers for millimeter-wave sensing[C]//2020 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Los Angeles, CA, 2020: 3-6. [3] STADELMAYER M, SCHUMACHER T, PRETL H. A 66% tuning-range, 60-GHz quadrature ring oscillator using current-combining for frequency multiplication[J]. IEEE Microwave and Wireless Components Letters, 2022, 32(2): 141-144. [4] LAROCCA T, TAM S W, HUANG D Q, et al. Millimeter-wave CMOS digital controlled artificial dielectric differential mode transmission lines for reconfigurable ICs[C]//2008 IEEE MTT-S International Microwave Symposium Digest, Atlanta, GA,2008: 181-184. [5] HUANG Z Q, LUONG H C. An 82–107.6-GHz integer- N ADPLL employing a DCO with split transformer and dual-path switched-capacitor ladder and a clock-skew-sampling delta–sigma TDC[J]. IEEE Journal of Solid-State Circuits, 2019, 54(2): 358-367. [6] SADHU B, FERRISS M, VALDES-GARCIA A. A 52 GHz frequency synthesizer featuring a 2nd harmonic extraction technique that preserves VCO performance[J]. IEEE Journal of Solid-State Circuits, 2015, 50(5): 1214-1223. [7] IOTTI L, MAZZANTI A, SVELTO F. Insights into phase-noise scaling in switch-coupled multi-core LC VCOs for E-band adaptive modulation links[J]. IEEE Journal of Solid-State Circuits, 2017, 52(7): 1703-1718. [8] JIA H K, DENG W, GUAN P D, et al. A 60 GHz 186.5 dBc/Hz FoM quad-core fundamental VCO using circular triple-coupled transformer with no mode ambiguity in 65 nm CMOS[C]//2021 IEEE International Solid- State Circuits Conference (ISSCC), San Francisco, CA, 2021: 1-3. [9] KOSSEL M, MORF T, WEISS J, et al. LC PLL with 1.2-octave locking range based on mutual-inductance switching in 45-nm SOI CMOS[J]. IEEE Journal of Solid-State Circuits, 2009, 44(2): 436-449. [10] DEMIRKAN M, BRUSS S P, SPENCER R R. Design of wide tuning-range CMOS VCOs using switched coupled-inductors[J]. IEEE Journal of Solid-State Circuits, 2008, 43(5): 1156-1163. [11] 王少华. 全数控CMOS LC振荡器的研究与设计[D]. 北京: 清华大学, 2007. [12] ZONG Z R, CHEN P, STASZEWSKI R B. A low-noise fractional-N digital frequency synthesizer with implicit frequency tripling for mm-wave applications[J]. IEEE Journal of Solid-State Circuits, 2018, 54(3): 755-767. [13] WU W H, STASZEWSKI R B, LONG J R. A 56.4-to-63.4 GHz multi-rate all-digital fractional-N PLL for FMCW radar applications in 65 nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2014, 49(5): 1081-1096. [14] LU T Y, YU C Y, CHEN W Z, et al. Wide tunning range 60 GHz VCO and 40 GHz DCO using single variable inductor[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2013, 60(2): 257-267.
|