[1] LAUJH. Semiconductor Advanced Packaging[M]. New York:Springer, 2021.
[2] LAU JH. Recent advances and trends in advanced packaging[J].IEEE Transactions on Components, Packaging and Manufacturing Technology, 2022,12(2):228-252.
[3]Ajinomoto Fine-Techno Co.,Inc.Insulation film[Z].
[4] GRANADO L, KEMPA S, GREGORIADESL J, et al. Improvements of the epoxy-copper adhesion for microelectronic applications[J]. ACS Applied Electronic Materials, 2019, 1(8): 1498-1505.
[5] THE INSTITUTE FOR INTERCONNECTING AND PACKAGING ELECTRONIC CIRCUITS. Peel strength of metallic clad laminates: IPC-TM-650 2.4.8C-1994[S]. 1994.
[6] KEMPA S,FRIZ W, GAUL F, et al. Investigation of a proactive glass filler removal in IC substrate build up films and its effect on topography and copper adhesion reliability[J]. International Microelectronics Assembly and Packaging Society, 2018(1): 634-639.
[7] LIN W, WEN S, YOSHIDA A, et al. Evaluation of raw substrate variation from different suppliers and processes and their impact on package warpage[C]// Electronic Components and Technology Conference. San Diego, CA, USA, IEEE, 2012: 1406-1411.
[8] NAKAMURA Y, KATOGI S. Technology trends and future history of semiconductor packaging substrate material[J]. Hitachi Chemical Technical Report, 2013, 55(55):25-30.
[9]KOICHI NONOMURA.Large body FCBGA substrate[EB/OL]. (2009-11-17)[2022-10-30]. http://thor.inemi.org/webdownload/newsroom/Presentations/Pkg_Substrates_Nov09/Large_body.pdf.
[10]KNICKERBOCKER JU, BUDD R, DANG B, et al. Heterogeneous integration technology demonstrations for future healthcare, IoT, and AI computing solutions[C]// 2018 IEEE 68th Electronic Components and Technology Conference(ECTC),San Diego, CA, USA, 2018:1519-1522.
[11] YU D Q. Embedded silicon fan-out (eSiFO?) technology for wafer-level system integration[J]. Advances in Embedded and Fan-Out Wafer-Level Packaging Technologies, 2019:169-184.
[12] MALTA D, VICK E, GOODWIN S, et al. Fabrication of TSV-based silicon interposers[C]//2010 IEEE International 3D Systems Integration Conference (3DIC), Munich, Germany, 2010:1-6.
[13] OI K, OTAKE S, SHIMIZU N, et al. Development of new 2.5D package with novel integrated organic interposer substrate with ultra-fine wiring and high density bumps[C]// 2014 IEEE 64th Electronic and Components Technology Conference, Orlando, FL, USA, 2014:348-353.
[14] LIN Y T, LAI W H, KAO C L, et al. Wafer warpage experiments and simulation for fan-out chip on substrate[C]// 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2016:13-18.
[15] JI M, LI M, CLINE J, et al. 3D Si Interposer Design and Electrical Performance Study[C]//Iec Designcon Conf, 2013:1-23.
[16] SHIMIZU N, KANEDA W, ARISAKA H, et al. Development of Organic Multi Chip Package for High Performance Application[C]// International Symposium on Microelectronics, 2013(1):000414.
[17] CHIU C P, QIAN Z, MANUSHAROW M J. Bridge Interconnect with AirGap in PackageAssembly: US8872349[P].2017-08-03.
[18] MAHAJAN R, SANKMAN R, PATEL N, et al.Embedded multi-die interconnect bridge (EMIB)-A highdensity, high-bandwidth packaging interconnect[C]//2016 IEEE 66th Electronic Components and Technology Conference(ECTC), Las Vegas, NV, USA, 2016:557-565.
[19] LAU JH, Heterogeneousintegrations[EB/OL].(2009-04-04)[2022-11-17].http://doi.org/10.1007/978-981-13-7224-7_4.
[20] SIKKA K, BONAM R, LIU Y, et al.Direct bonded heterogeneous integration(DBHi) Si bridge[C]// 2021 IEEE 71st Electronic and Components Technology Conference (ECTC), San Diego, CA, USA, 2021:136-147.
[21] PYAN S. Universal chiplet interconnect express (UCIe) announced: Setting standards for the chiplet ecosystem[EB/OL].(2022-03-02) [2022-11-17].http: //https://www.anandtech.com/show/17288/universal-chiplet-interconnect-express-ucie-announced-setting-standards-for-the-chiplet-ecosystem.
|
