[1] SUN Y K, LEI B, LIU J L, et al. Computing power network: a survey[J]. China Communications, 2024, 21(9): 109-145. [2] IBRAHIM M. 2.5D/3D TSV & wafer-level stacking technology & market updates 2019 [EP/OL]. [2025-05-20]. https://medias.yolegroup.com/uploads/2019/01/2.5D-3D-TSV-and-Wafer-Level-Stacking-Technology-and-Market_Sample.pdf [3] LAU J H. Reliability of RoHS compliant 2D & 3D IC interconnects[M]. New York: McGraw-Hill, 2011. [4] DONGARRA J, KEYES D. The co-evolution of computational physics and high-performance computing[J]. Nature Reviews Physics, 2024, 6(10): 621-627. [5] IKEGWU A C, NWEKE H F, ANIKWE C V. Recent trends in computational intelligence for educational big data analysis[J]. Iran Journal of Computer Science, 2024, 7(1): 103-129. [6] OIKE Y. Evolution of image sensor architectures with stacked device technologies[J]. IEEE Transactions on Electron Devices, 2022, 69(6): 2757-2765. [7] ZHOU A Q, ZHANG Y, DING F, et al. Research progress of hybrid bonding technology for three-dimensional integration[J]. Microelectronics Reliability, 2024, 155: 115372. [8] LAU J H. Recent advances and trends in advanced packaging[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2022, 12(2): 228-252. [9] 戚晓芸, 马岩, 杜玉, 等. 无凸点混合键合三维集成技术研究进展[J]. 电子与封装, 2024, 24(6): 060114. [10] RADOSAVLJEVIC M, HUANG C Y, GALATAGE R, et al. Demonstration of a stacked CMOS inverter at 60 nm gate pitch with power via and direct backside device contacts[C]// 2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2023: 1-4.. [11] KENNES K, PHOMMAHAXAY A, GUERRERO A, et al. Introduction of a new carrier system for collective die-to-wafer hybrid bonding and laser-assisted die transfer[C]//2020 IEEE 70th Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 2020: 296-302. [12] DEPTUCH G, DEMARTEAU M, HOFF J, et al. Vertically integrated circuits at fermilab[C]//2009 IEEE Nuclear Science Symposium Conference Record (NSS/MIC), Orlando, FL, 2009: 1907-1915. [13] 张明辉, 高丽茵, 刘志权, 等. 先进封装铜-铜直接键合技术的研究进展[J]. 电子与封装, 2023, 23(3): 030106. [14] LAU J H. 3D IC integration and packaging[M]. New York: McGraw-Hill, 2016. [15] WATABE Y, GOTO F, UOMOTO M, et al. Atomic diffusion bonding in air using Ag films[J]. Japanese Journal of Applied Physics, 2022, 61: SF1003. [16] 集成芯片前沿技术科学基础专家组. 集成芯片与芯粒技术白皮书[EB/OL].[2024-4-20]. https://www.gitlink.org.cn/zone/iChips/source/12 [17] NICOLAS S, SUAREZ-BERRU J J, BRESSON N, et al. 3-layer fine pitch Cu-Cu hybrid bonding demonstrator with high density TSV for advanced CMOS image sensor applications[C]//2024 IEEE 74th Electronic Components and Technology Conference (ECTC), Denver, CO, USA, 2024: 305-311. [18] UTSUMI J, IDE K, ICHIYANAGI Y. Cu/SiO2 hybrid bonding obtained by surface-activated bonding method at room temperature using Si ultrathin films[J]. Micro and Nano Engineering, 2019, 2: 1-6. [19] LAU J H. Advanced packaging[M]. Singapore: Springer, 2021. [20] LIN X W, MOROZ V, XU X, et al. Heterogeneous integration enabled by the state-of-the-art 3DIC and CMOS technologies: design, cost, and modeling[C]//2021 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2021: 3.4.1-3.4.4. [21] NAKAYAMA K, HAYAMA K, TANAKA F L, et al. Minimizing recess of Cu pad on hybrid bonding with SiCN via non-selective chemical mechanical polishing and post-cleaning steps[J]. Journal of Solid State Science and Technology, 2024, 13(7): 074009. [22] LAU J H. State-of-the-art and outlooks of chiplets heterogeneous integration and hybrid bonding[J]. Journal of Microelectronics and Electronic Packaging, 2021, 18(4): 145-160. [23] SINHA S, HUNG S, FISHER D, et al. A high-density logic-on-logic 3DIC design using face-to-face hybrid wafer-bonding on 12 nm FinFET process[C]//2020 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2020: 15.1.1-15.1.4. [24] TONG Q Y, JR G G F, ENQUIST P M. Method for low temperature bonding and bonded structure: WO2001061743A1[P/OL]. (2001-08-23) [2023-12-20]. https://patents.google.com/patent/WO2001061743A1/en. [25] NIU F F, WANG X B, YANG S H, et al. Low-temperature Cu/SiO2 hybrid bonding based on Ar/H2 plasma and citric acid cooperative activation for multi-functional chip integration[J]. Applied Surface Science, 2024, 648: 159074. [26] SAKUMA K, YU R, BELYANSKY M, et al. Surface energy characterization for die-level Cu hybrid bonding[C]//2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2022: 312-316. [27] KIM S W, FODOR F, HEYLEN N, et al. Novel Cu/SiCN surface topography control for 1 μm pitch hybrid wafer-to-wafer bonding[C]//2020 IEEE 70th Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 2020: 216-222. [28] SHIRASAKA T, OKUDA T, SHIBATA T, et al. Comprehensive study on advanced chip on wafer hybrid bonding with copper/polyimide systems[C]//2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2022: 317-323. [29] HE R, FUJINO M, AKAIKE M, et al. Combined surface activated bonding using H-containing HCOOH vapor treatment for Cu/adhesive hybrid bonding at below 200 ℃[J]. Applied Surface Science, 2017, 414: 163-170. [30] HE C, ZHOU J, ZHOU R, et al. Nanocrystalline copper for direct copper-to-copper bonding with improved cross-interface formation at low thermal budget[J]. Nature Communications, 2024, 15(1): 7095. [31] Ziptronix.com. DBI wafer-to-wafer hybrid bonding.[EB/OL]. [2023-12-20]. https://adeia.com/dbi-wafer-to-wafer-hybrid-bonding. [32] UTSUMI J, IDE K, ICHIYANAGI Y. Room temperature bonding of SiO2 and SiO2 by surface activated bonding method using Si ultrathin films[J]. Japanese Journal of Applied Physics, 2016, 55(2): 026503. [33] MIRKARIMI L, UZOH C, SUWITO D, et al. The influence of Cu microstructure on thermal budget in hybrid bonding[C]//2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2022: 162-167. [34] YU M H, ONG J J, TRAN D P, et al. Low temperature Cu/SiO2 hybrid bonding via 〈111〉-oriented nanotwinned Cu with Ar plasma surface modification[J]. Applied Surface Science, 2023, 636: 157854. [35] LI C-N, ONG J J, CHIU W L, et al. Low-temperature Cu-Cu bonding using-oriented and nanocrystalline hybrid surface grains[C]//2024 IEEE 74th Electronic Components and Technology Conference (ECTC), Denver, CO, USA, 2024: 1312-1316. [36] CHIU W L, LEE O H, CHANG H H, et al. Fine pitch and low temperature nanocrystalline-nanotwinned Cu and SiCN-to-SiO2 wafer-to-wafer hybrid bonding[C]//2024 IEEE 74th Electronic Components and Technology Conference (ECTC), Denver, CO, USA, 2024: 319-324. [37] HE P S, CHEN C. Comparison of organic and inorganic dielectric hybrid bonding with highly-oriented nanotwinned Cu[C]//2024 IEEE 74th Electronic Components and Technology Conference (ECTC), Denver, CO, USA, 2024: 1998-2002. [38] HE P S, TU C W, SHIE K C, et al. Chemical mechanical planarization of nanotwinned copper/polyimide for low temperature hybrid bonding[J]. Journal of Electroanalytical Chemistry, 2024, 969: 118544. [39] HSIAO C C, FU H-C, CHIANG C W, et al. Feasibility study of nanotwinned copper and adhesive hybrid bonding for heterogeneous integration[C]//2021 IEEE 71st Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2021: 445-450. [40] FURUSE S, FUJII N, KOTOO K, et al. Behavior of bonding strength on wafer-to-wafer Cu-Cu hybrid bonding[C]//2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2022: 591-594. [41] HUNG T H, KANG T C, MAO S, et al. Investigation of wet pretreatment to improve Cu-Cu bonding for hybrid bonding applications[C]//2021 IEEE 71st Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2021: 700-705. [42] TAKEUCHI K, HIGURASHI E, WANG J S, et al. Removal of adsorbed water on Si wafers for surface activated bonding[C]//2022 IEEE CPMT Symposium Japan (ICSJ), Kyoto, Japan, 2022: 61-64. [43] KANG Q S, LI G, LI Z D, et al. Surface co-hydrophilization via ammonia inorganic strategy for low-temperature Cu/SiO2 hybrid bonding[J]. Journal of Materials Science & Technology, 2023, 149: 161-166. [44] KANG Q, WANG C, ZHOU S, et al. Low-temperature co-hydroxylated Cu/SiO2 hybrid bonding strategy for a memory-centric chip architecture[J]. ACS Applied Materials & Interfaces, 2021, 13(32): 38866-38876. [45] HSU M P, TSAI W T, LEE O H, et al. Low temperature Cu/SiO2 hybrid bonding using area-selective metal passivation (interface metal) technology for 3D IC and advanced packaging[C]//2024 IEEE 74th Electronic Components and Technology Conference (ECTC), Denver, CO, USA, 2024: 2131-2135. [46] HONG Z J, LIU D M, HU H W, et al. Low-temperature hybrid bonding with high electromigration resistance scheme for application on heterogeneous integration[J]. Applied Surface Science, 2023, 610: 155470. [47] HSU M P, CHEN C Y, CHANG H C, et al. Development of low-temperature bonding platform using ultra-thin area selective deposition for heterogeneous integration[J]. Applied Surface Science, 2023, 635: 157645. [48] LEE S M, PARK S, KIM S E. Low-temperature diffusion of Au and Ag nanolayers for Cu bonding[J]. Applied Sciences, 2024, 14(1): 147. [49] QI X Y, YAN H, YUAN X H, et al. Enhanced Cu-Cu bonding for ultrahigh-density interconnection: Co passivation bonding with non-oxidation interfaces[J]. Applied Surface Science, 2025, 684: 161940. [50] LU M C. Hybrid bonding for ultra-high-density interconnect[J]. Journal of Electronic Packaging, 2024, 146(3): 030802. [51] SUGA T, OTSUKA K. All-Cu 3D interconnects as an alternative to hybrid bonding[C]//2024 IEEE 74th Electronic Components and Technology Conference (ECTC), Denver, CO, USA, 2024: 1737-1741. [52] JIANG X F, TAO Z M, YU T, et al. Fine pitch wafer-to-wafer hybrid bonding for three-dimensional integration[C]//2023 24th International Conference on Electronic Packaging Technology (ICEPT), Shihezi City, China, 2023: 1-4. [53] SHIGETOU A, ITOH T, SUGA T. Bumpless interconnect of ultrafine Cu electrodes by surface activated bonding (SAB) method[J]. Electronics and Communications in Japan (Part II: Electronics), 2006, 89(12): 34-42. [54] KAGAWA Y, FUJII N, AOYAGI K, et al. Novel stacked CMOS image sensor with advanced Cu2Cu hybrid bonding[C]//2016 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2016: 8.4.1-8.4.4. [55] KAGAWA Y, HIDA S, KOBAYASHI Y, et al. The scaling of Cu-Cu hybrid bonding for high density 3D chip stacking[C]//2019 Electron Devices Technology and Manufacturing Conference (EDTM), Singapore, 2019: 297-299. [56] KAGAWA Y, HASHIGUCHI H, KAMIBAYASHI T, et al. Impacts of misalignment on 1 μm pitch Cu-Cu hybrid bonding[C]//2020 IEEE International Interconnect Technology Conference (IITC), San Jose, CA, USA, 2020: 148-150. [57] SHERWOOD T, PATLOLLA R, SALFELDER J, et al. Aggressive pitch scaling (sub-0.5 μm) of W2W hybrid bonding through process innovations[C]//2023 IEEE 73rd Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 2023: 13-18. [58] KIM K, PARK M J. Present and future, challenges of high bandwith memory (HBM)[C]//2024 IEEE International Memory Workshop (IMW), Seoul, Korea, Republic of, 2024: 1-4. [59] PARK J, LEE B, LEE H, et al. Wafer to wafer hybrid bonding for DRAM applications[C]//2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2022: 126-129. [60] JUN H, CHO J, LEE K, et al. HBM (high bandwidth memory) DRAM technology and architecture[C]//2017 IEEE International Memory Workshop (IMW), Monterey, CA, USA, 2017: 1-4. [61] MOON K I, SON H Y, LEE K. Advanced packaging technologies in memory applications for future generative AI era[C]//2023 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2023: 1-4. [62] WANG S, JIANG X P, BAI F J, et al. A true process-heterogeneous stacked embedded DRAM structure based on wafer-level hybrid bonding[J]. Electronics, 2023, 12(5): 1077. [63] AGARWAL R, CHENG P, SHAH P, et al. 3D packaging for heterogeneous integration[C]//2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2022: 1103-1107. [64] HWANG B, KIM S, LEE J, et al. A study on the surface activation of Cu and oxide for hybrid bonding joint interface[C]//2023 IEEE 73rd Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 2023: 78-82. [65] SK hynix VP Gyujei Lee targets continued HBM success with next-gen packaging technology[EB/OL]. [2024-8-5]. https://news.skhynix.com/gyujei-lee-next-gen-packaging-tech-key-to-hbm-success/. [66] DU Z H, KIKUCHI H, HISHINUMA H, et al. Liquid surface tension-driven chip self-assembly technology with Cu-Cu hybrid bonding for high-precision and high-throughput 3D stacking of DRAM[C]//2024 IEEE 74th Electronic Components and Technology Conference (ECTC), Denver, CO, USA, 2024: 1335-1341. [67] MEHTA G, ABDILLA J, HUNG R, et al. D2W hybrid bonding challenges for HBM[C]//2024 IEEE International Memory Workshop (IMW), Seoul, Korea, Republic of, 2024: 1-4. |