中国电子学会电子制造与封装技术分会会刊

中国半导体行业协会封测分会会刊

无锡市集成电路学会会刊

导航

电子与封装

• •    下一篇

大尺寸超薄碳化硅晶圆制备技术研究及其先进封装应用

喻志奎,朱一新,万青   

  1. 甬江实验室,浙江 宁波  315202
  • 收稿日期:2026-06-25 修回日期:2026-07-23 出版日期:2026-07-28 发布日期:2026-07-28
  • 通讯作者: 万青
  • 基金资助:
    浙江省重点研发计划(2024SSYS0042);浙江省引进和培育领军型创新及创业团队基金(2023R01011)

Research on Preparation Technology of Large-Size Ultra-Thin Silicon Carbide Wafers and Its Application in Advanced Packaging

YU Zhikui, ZHU Yixin, WAN Qing   

  1. Yongjiang Laboratory, Ningbo 315202, China
  • Received:2026-06-25 Revised:2026-07-23 Online:2026-07-28 Published:2026-07-28

摘要: 随着AI芯片和第三代半导体等产业的快速发展,碳化硅(SiC)衬底正向大尺寸和超薄化方向演进。但SiC具有莫氏硬度高(约为9.2)、脆性大、磨削损伤敏感和大尺寸厚度均匀性难控制等特点,传统减薄易引发翘曲、裂纹和破片。针对上述问题,提出一种基于室温临时键合与精密减薄的大尺寸超薄SiC晶圆制备技术。该工艺可实现6、8英寸SiC晶圆在30~150 μm范围内的厚度可控制备,总厚度偏差(TTV)≤3 μm,表面粗糙度Ra≤2 nm。测试结果表明,所制备8英寸超薄SiC晶圆厚度为29.5~31.6 μm,TTV为2.1 μm,Ra=1.61 nm,验证了该技术在大尺寸、薄型化和高平整度加工方面的可行性。该方法兼具室温低应力、工艺兼容性强和产业化成本低等优势,可为SiC功率器件背面减薄、SiC散热中介层及高密度先进封装等领域提供关键工艺支撑。

关键词: 大尺寸超薄碳化硅, 室温临时键合, 精密减薄, 先进封装, 散热中介层

Abstract: Driven by rapid progress in artificial intelligence chips and third-generation semiconductor technologies, silicon carbide (SiC) wafers are evolving toward larger sizes, reduced thickness, and improved thickness uniformity. However, SiC thinning remains challenging because of its high hardness (Mohs hardness of approximately 9.2), intrinsic brittleness, sensitivity to grinding-induced damage, and difficulty in maintaining thickness uniformity over large areas. In this work, a large-size ultra-thin SiC wafer fabrication technology based on room-temperature temporary bonding and precision thinning is proposed. The process enables controllable thinning of 6、8 inch SiC wafers to a thickness range of 30-150 μm, with a total thickness variation (TTV) of ≤3 μm and surface roughness (Ra) of ≤2 nm. Characterization of an 8-inch ultra-thin SiC wafer shows a thickness range of 29.5-31.6 μm, a TTV of 2.1 μm, and a surface roughness Ra of 1.61 nm, confirming the feasibility of large-size thinning with high flatness and surface quality. This approach features low stress at room temperature, strong process compatibility, and low-cost scalability, providing a key process route for SiC power-device backside thinning, SiC thermal interposers, and high-density advanced packaging.

Key words: large-size ultra-thin silicon carbide, room-temperature temporary bonding, precision thinning, advanced packaging, thermal interposer